US 6,617,624 B2Grant
Metal gate electrode stack with a passivating metal nitride layer
Issue Date:2003-09-09
•10 Claims
•5 Drawing Sheets
Abstract
A low resistance gate stack for an integrated circuit transistor is provided including a metal layer having a first width and a metal nitride over surfaces of the metal layer being less than about 20 Å. The gate stack further includes a doped polysilicon layer underlying the metal layer, the doped polysilicon layer having a second width. In the illustrated embodiment, the metal layer comprises tungsten. In an atmosphere including an oxidant during a source/drain reoxidation process, the gate stack includes at least one surface simultaneously exposed to the oxidant and a passivating species which is adsorbed on the surface of the metal layer. The passivating species inhibits diffusion of the oxidant into the gate stack.
Metadata
Assignee
- Micron Technology, Inc.
Inventor
- Don Carl Powell
Application Information
Application Number:US 09/810,209
Filing Date:2001-03-15
Priority Date:1999-09-01
Art Unit:7
Classifications
IPC:
H01L 2976H01L 2994H01L 2906H01L 2348
Field of Search:
257413257288257408257653257763
Patent Drawings (5 sheets)
Description
[0002] This application is a divisional of, and claims priority from, U.S. Utility patent application Ser. No. 09/388,133, filed Sep. 1, 1999, and which is now U.S. Pat. No. 6,265,297.
Field of the Invention
[0003] The present invention relates to generally to metal elements with a protective layer during the processing of integrated circuit components, and more particularly to the passivated metal layers in gate stacks during source/drain reoxidation.
Background of the Invention
[0004] A general metal-oxide-semiconductor field-effect transistor (MOSFET) comprises a conductive electrode material formed over a gate dielectric (e.g., silicon oxide), which in turn overlies a semiconductor substrate (e.g., single-crystal semiconductor substrate). The electrode typically includes doped polysilicon, which entails many advantages as a gate electrode, and the underlying gate dielectric of today's commercial integrated circuits is typically a silicon dioxide layer grown out of the substrate.
[0005] The gate electrode material may also function as an interconnect. For example, dynamic random access memory (DRAM) word lines may be etched from a polysilicon layer deposited for the gates (often referred to in the industry as “poly-1”). Unfortunately, polysilicon resistivity is considerably higher than that of aluminum or other metals. Additionally, efforts to increase circuit density by scaling down device dimensions lead to polysilicon lines of decreasing width, leaving a small cross-sectional line area through which to conduct current. High polysilicon resistivity combined with small line width results in a high overall interconnect resistance, entailing greater power consumption, long propagation delays and slower access speeds. As integrated circuits are scaled down, access speed becomes a critical issue, so methods of reducing gate/interconnect resistivity are required.
[0006] In pursuit of lower overall gate resistance, highly conductive layers (e.g. metal, metal silicide, and/or metal nitride) have been implemented over the gate polysilicon, thus lowering the overall resistivity of the interconnect lines while retaining the gate integrity provided by polysilicon. For example, a layer of tungsten silicide or tungsten nitride may overlie the polysilicon, and another metal layer such as tungsten may overlie the silicide or nitride layer to further boost conductivity. Alternatively, a metal layer may also be deposited directly over the polysilicon, without the intervening metal silicide, depending upon stress and adhesion factors.
[0007] FIG. 1 illustrates a typical gate stack 10, comprising a metal layer 12 (e.g., tungsten), a metallic interlayer 14 (e.g., tungsten silicide), and a doped polysilicon layer 16, all overlying a gate oxide 18 which has been grown out of a silicon substrate 20. The interlayer 14 can comprise a metal silicide or metal nitride layer, or can be omitted altogether. An insulating cap layer (not shown) can also be formed at this stage.
[0008] After the layers that make up the gate stack 10 have been formed, gate structures are patterned in accordance with an integrated circuit design (e.g. a dynamic random access memory, or DRAM, array). FIG. 2 illustrates the result of patterning. After a resist mask 24 is formed by standard photolithographic processes, the stack 10 must then be etched through, thus producing a gate electrode 26 formed of the patterned polysilicon 28, silicide 30 and metal 32 straps, as shown. In general, plasma etches are utilized to create vertical profiles for the gate structures 26, although the particulars may vary depending upon the stack materials. The polysilicon layer 16 (FIG. 1), which is etched last of the stack materials, is usually etched by fluorine- or chlorine-based plasmas.
[0009] In either case, the plasma etch tends to cause considerable damage to the gate oxide 18 immediately subjacent the polysilicon layer 16 (FIG. 1). Such damage may result regardless of efforts to optimize etch selectivity and optical end point measurement techniques. FIG. 3 illustrates a closer view of the gate electrode 26 and physical damage (thinning) resulting from gate oxide 18 exposure to the plasma etch. It should be understood that damage to the chemical integrity of the gate oxide 18 also takes place as a result of photon-assisted and other damage during the ion bombardment generally utilized for anisotropic etching. The etch damage may also extend to the underlying silicon substrate.
[0010] A high quality gate insulator is required for reliable operation of the MOSFET device and of the circuit employing the MOSFET. Susceptibility to hot carrier effects and consequent charge trapping, high defect densities, silicon-oxide interface states, pinholes and oxide thinning can all cause punchthrough or tunneling current leakage. In turn, junction leakage results in increased threshold voltage and unreliable circuit operation. Damage to the gate oxide 18 caused by plasma etching may induce many of these problems, particularly at or near corners 35 of the gate 26. Aside from the illustrated physical thinning, plasma etching tends to damage oxide bonds, creating charge trap sites. Such structural damage extends laterally under the gate corners 35 as well as over adjacent source/drain regions. This damage must be repaired to improve the quality and life expectancy of the gate oxide 18. One common manner of repair is by a source/drain reoxidation step, a high temperature step performed in an oxygen environment.
[0011] Referring to FIG. 4, this reoxidation can involve wet oxidation at temperatures above 900° C. for a relatively long period (e.g., up to 30 minutes). During this process, the oxide under the gate corners 35 is thickened and corners 35 of the polysilicon gate 28 are rounded. Small bird's beak structures 40 at the thickened corners reduce lateral electric field strength in active areas adjacent the gate 28, thereby reducing hot electron injection through the reoxidized gate oxide 38 during transistor operation.
[0012] Unfortunately, conditions during source/drain reoxidation also result in oxidation of exposed gate materials. Thus, for the illustrated example, a layer of tungsten oxide (WOx) 42 readily forms around tungsten metal straps 32. Similarly, oxides 44 such as tungsten oxide (WOx) and silicon dioxide (SiO2) grow out of the metallic interlayer strap 30.
[0013] The longer the reoxidation process and the higher the temperature, the more metal, metal nitride and/or silicide are consumed. The oxides 42, 44 formed in consumption of the metal in straps 30, 32 are insulating and so unable to contribute to word line conductivity. Thus, overall resistance can be radically increased by the source/drain reoxidation. Some metals, such as tungsten, are so readily oxidized that overall resistance is increased beyond tolerable levels, rendering such metals impractical for use in gate materials.
[0014] Accordingly, a need exists for gate fabrication processes and structures which permit low overall resistance at the gate level while maintaining high quality gate oxide composition.
Summary of the Invention
[0015] In accordance with one aspect of the invention, a low resistance gate stack for an integrated circuit transistor comprises a metal layer having a first width. The gate stack further comprises a metal nitride over surfaces of the metal layer being less than about 20 Å. The gate stack further comprises a doped polysilicon layer underlying the metal layer, the doped polysilicon layer having a second width. In the illustrated embodiment, the metal layer comprises tungsten.
[0016] In accordance with another aspect of the invention, a gate electrode stack is in an atmosphere comprising an oxidant during a source/drain reoxidation process. The gate electrode stack comprises a metal layer with at least one surface simultaneously exposed to the oxidant and a passivating species. The passivating species is adsorbed on the surface of the metal layer, whereby the passivating species inhibits diffusion of the oxidant into the gate electrode stack.
Brief Description of the Drawings
[0017] These and other aspects of the invention will be readily apparent from the description below and the accompanying drawings, which are meant to illustrate and not to limit the invention, and wherein:
[0018] FIGS. 1-4 are partial, cross-sectional representations of a partially fabricated integrated circuit, generally illustrating a method of gate patterning and source/drain reoxidation in accordance with the prior art;
[0019] FIGS. 5-7 are partial, cross-sectional representations of a partially fabricated integrated circuit, generally illustrating the method of a preferred embodiment of the present invention;
[0020] FIG. 8 is a partial, cross-sectional view of the partially fabricated integrated circuit of FIG. 7 following formation of protective spacers; and
[0021] FIG. 9 is a flow chart generally illustrating processes in accordance with the present invention.
Detailed Description of the Preferred Embodiments
[0022] The illustrated embodiments provide a method of minimizing oxidation of conductors in integrated circuits. Although the preferred embodiments are illustrated in the context of dynamic random access memory (DRAM) transistor gate electrodes and word lines, the skilled artisan will readily appreciate that the methods described herein will also have application to protecting electrodes of conduction lines susceptible to oxidation or other corrosion in other contexts.
[0023] As discussed in the “Background” section above, gate electrodes often comprise conductively doped polysilicon strapped with one or more highly conductive layers to lower total interconnect resistance. The conductive straps generally contain metal, such as metal, metal silicide, or metal nitride layers in various combinations. These layers preferably comprise refractory metals, such as tantalum (Ta), titanium (Ti) and tungsten (W). Other examples include molybdenum (Mo), cobalt (Co), magnesium (Mg), nickel (Ni) and copper (Cu).
[0024] The gate stack may therefore comprise a metal/poly stack, a metal/silicide/poly stack, silicide/poly, metal/nitride/poly, nitride/poly, or silicide/nitride/poly, among other possible combinations. In multiple layer gate stacks, metal nitride or silicide interlayers are sandwiched between metal and polysilicon layers to improve adhesion among the layers and reduce stress within the composite gate stack. Note that the gate stack may include more than one type of metal, such as a W/TiN/poly stack.
[0025] Preferably, conductive layers are chosen to minimize stress and maximize interlayer adhesion. Most preferably, in accordance with the preferred embodiment, the layers contain metals or metal oxides to which a passivating species readily adsorb.
[0026] FIG. 5 illustrates a patterned gate electrode stack 50 in accordance with preferred embodiment of the present invention. Although the present invention may be implemented in conjunction with gate electrodes including any of a number of metal-containing straps in various sequences, as discussed above, the gate stack 50 of the preferred embodiment includes a metal layer 52, a metallic interlayer 54 and a polysilicon layer 56. Note that the metal of the metal layer 52 and metallic interlayer 54 need not be the same. In the illustrated embodiment, the metal layer 52 comprises tungsten, which advantageously provides very high conductivity for high-speed word line transmission. The interlayer 54 preferably comprises a metal nitride and in the illustrated embodiment comprises TiN. The nitride is preferably formed by chemical vapor deposition (CVD). A post-deposition plasma treatment or anneal converts the nitride to a lower resistance phase, as is known in the art. Alternatively, the metal nitride of the gate stack 50 may be replaced with a metal silicide layer or other conductive adhesion or stress buffer layer.
[0027] As with prior art gates, the preferred gate stack 50 is formed over a gate dielectric 58, which in turn overlies a semiconductor substrate 60. In accordance with contemporary integrated circuit design, the substrate 60 comprises a silicon wafer and the gate dielectric 58 is a silicon oxide layer grown therefrom. It will be understood by one of skill in the art of semiconductor processing, however, that the “substrate” in alternative embodiments may comprise other forms of semiconductor layers which include active or operable portions of semiconductor devices. Moreover, the gate dielectric can, in other arrangements, comprise other materials, such as silicon nitride, Ta2O5, etc.
[0028] Once active areas have been isolated by growth of field oxide, the preferred gate oxide 58 is thermally grown and the conductive layers that make up the gate stack 50 are deposited. Though an insulating cap layer may also be formed at this stage, to be etched along with the conductive layers, the gate stack 50 is illustrated without an insulating cap at this stage, for simplicity of discussion. In accordance with the preferred embodiments, the gate oxide 58 should have a thickness of less than about 200 Å, more preferably less than about 150 Å, and in the illustrated embodiment is about 50 Å. The polysilicon layer 56 is preferably between 500 Å and 2,000 Å thick, most preferably about 800 Å. The thickness of the metallic interlayer 54 is preferably between about 100 Å and 300 Å, most preferably about 200 Å, while the preferred metal layer 52 is preferably between about 200 Å and 1,000 Å, most preferably about 500 Å. The skilled artisan will readily appreciate that these dimensions will generally be scaled down for future generation devices.
[0029] After the layers have been formed over the silicon substrate 60, the layers are masked (using known photolithographic techniques) and etched through to expose the gate oxide over transistor source and drain regions 64. These regions are completed by later doping of the substrate 60 to either side of the gate 56. Since gate length represents the critical channel length of the integrated transistor, the gate stack 50 should be etched anisotropically to produce vertical sidewalls, thus faithfully reproducing the dimension on the photoresist mask. The particular etches used will vary with different metals, silicides, or nitrides. U.S. Pat. No. 5,094,712, issued to Becker et al. and assigned to the assignee of the present invention, for example, discloses a one chamber, in-situ etch process for etching through an insulating cap oxide/silicide/poly stack. The disclosure of this patent is hereby incorporated by reference. Regardless of the overlying materials, etching through the polysilicon layer 56 generally produces some damage to the underlying gate oxide 58.
[0030] In accordance with current processing technology, the polysilicon layer 56 of the present invention is etched by a fluorine and chlorine plasma etch. Although chlorine plasma may provide better selectivity to the underlying gate oxide 58, as disclosed in U.S. Pat. No. 5,094,712, chlorine etches silicon more slowly than fluorine plasma. Accordingly, a preferred polysilicon etch comprises a HBr:Cl2volumetric ratio of between about 4:1 and 1:1, with a reactor RF power of 500 W. Reactor temperature should be maintained between about −10° C. and 100° C., with pressures between about 50 mTorr and 500 mTorr. The resist mask is then stripped, leaving the structure shown in FIG. 5.
[0031] Regardless of the particular etch, exposure to plasma etch in general causes damage to the gate oxide 58 in the source/drain regions 64, particularly near gate corners 65, including gate oxide thinning and damage to oxide bonds. As mentioned in the “Background” section above, this damage can be repaired by a high-temperature source/drain reoxidation, after the etch defines the gate stack. The process may take place in a typical oxidation chamber such as a batch furnace or a single-wafer rapid thermal processor. An oxidizing species is used to repair the source/drain (S/D) regions 64 in the presence of a passivating species, which is used to protect the metal-containing layers 52 and 54 from unwanted oxidation.
[0032] A commonly employed method for accomplishing source/drain oxidation in a metal gate transistor involves the use of water vapor (H2O) and hydrogen gas (H2) in a rapid thermal processor or batch furnace. The H2serves to reduce WOxto tungsten while water oxides silicon. The reactions are as follows:
[0033] Si+2H2O+H2→SiO2+3H2
[0034] WOx+H2→W+2H2O
[0035] Unfortunately, the use of H2raises serious safety concerns. The explosive nature of the gas narrows the window of acceptable process conditions involving its use. Argon or other inert gas can be mixed with H2to mitigate some of the safety risks, but this dilution reduces the overall rate of reaction, which results in unsatisfactory processing times. In addition, H2can cause increased boron diffusion, rendering the H2reduction process less viable for use with surface p-channel devices in which implanted boron atoms are uniformly embedded within the silicon crystalline structure.
[0036] With reference to FIG. 6, a passivated gate stack 70 is shown with a passivation layer 72 formed thereupon. In accordance with the preferred embodiment, the source/drain (S/D) reoxidation is preceded by or accompanied by exposure of the gate stack 50 to a passivating species that readily adsorbs upon the metal in the gate stack 50. Advantageously, the gate stack 50 is exposed simultaneously in the illustrated embodiment to the passivating species and an oxidizing agent, preferably water vapor.
[0037] In the illustrated embodiment, the passivating species comprises ammonia (NH3). The preferred metals and their oxides act as catalysts for certain reactions that include ammonia. In catalytic conversion processes, for example, ammonia adsorbs upon a metal-containing surface and is thereby primed for reaction with another species. For example, in the oxidation of waste ammonia, NH3adsorbs upon a metallic catalyst, O2reacts with the adsorbed NH3and water results from the reaction with lower activation energy than without the presence of the catalytic metal. See Ramis et al., “Adsorption, Activation and Oxidation of Ammonia over SCR Catalysts,” JOURNAL OF CATALYSIS, Vol. 157, pp. 523-535 (1995).
[0038] The ready adsorption of ammonia upon metal or metal oxides of the gate stack surfaces advantageously protects the surfaces against reaction during the oxidation without consuming the metallic materials, particularly where the oxidant is water. It will be understood that other oxidants, such as O2, may react with the adsorbed ammonia, such that water and NxOyspecies are preferred oxidants for oxidation in conjunction with ammonia passivation.
[0039] In view of the present disclosure, the skilled artisan will readily appreciate that other passivating species may readily adsorb upon the exposed metal or metal oxides on the gate stack. The selected passivating species should be relatively non-reactive with the selected oxidant. Other suitable passivating species comprise NO (for passivation against oxidation by NO or N2O); CxHy(for passivation against oxidation by O2, O3, NO, N2O, CO, CO2); CO2(for passivation against oxidation by H2O, NO, N2O, CO); or CO (for passivation against oxidation by N2O, H2O, O2,).
[0040] The volumetric ratio of NH3:H2O is preferably between about 1:1 and 10:1, more preferably between about 2:1 and 7:1. NH3flow rates are preferably between about 1,000 sccm and 10,000 sccm, more preferably between about 2,000 sccm and 7,000 sccm. Water vapor is preferably flowed between about 50 sccm and 1,000 sccm, more preferably between about 500 sccm and 1,000 sccm. Pressures preferably range from approximately 250 mTorr to 50 atm., more preferably between about 350 Torr and 1,000 Torr, while the substrate temperature is maintained between about 400° C. and 1,150° C., more preferably between about 550° C. and 850° C.
[0041] As noted above, ammonia readily adsorbs upon metallic surfaces of the gate stack 50. During initial stages of this process, the ammonia passivates the metal-containing layers 52 and 54. While passivation is shown as a layer 72 over the passivated gate stack 70 in the drawings, it will be understood that the passivation by adsorption forms only one or two monolayers. Note that the Figures are schematic and not drawn to scale. The ammonia occupies reaction sites or pathways otherwise available for oxidation of the oxidation-susceptible metals.
[0042] Preferably, where ammonia flows simultaneously with water vapor, the passivation layer 72 is formed by initial formation of a monolayer of metal oxide over exposed surface of the metallic layers 52 and 54. In the illustrated embodiment, the metal layer 52 is a tungsten layer and a monolayer of tungsten oxide readily forms while the water vapor flows, or may already be present as a form of native oxide spontaneously formed on tungsten upon exposure to atmospheric conditions (i.e., air at room temperature). Excess metal (e.g., titanium) within the preferred interlayer 54 can also form an oxide upon exposure to the water vapor.
[0043] Ammonia then readily adsorbs onto the active sites of the catalytic metal oxide monolayer, thus forming the passivation layer 72. This layer 72 serves to inhibit further oxidation of metal within the gate stack 70, thereby preserving the integrity of their conductive nature. In other arrangements, where less readily oxidized metals are employed or where the metal surfaces are kept pristine prior to S/D reoxidation, ammonia can directly adsorb upon the metal surfaces.
[0044] The ammonia passivation can also very slightly nitridize the polysilicon 56. Nitridation of silicon, however, does not easily occur at temperatures less than 1,000° C. Accordingly, an extremely thin layer of Si3N4can form as part of the passivation layer 72 over the exposed polysilicon, particularly where ammonia is introduced prior to the oxidant (water vapor). Preferably less than about 40 Å and more preferably less than about 20 Å of Si3N4forms. Whatever Si3N4does form may contribute to the passivation of the passivated gate stack 70, since Si3N4serve as a barrier to oxygen diffusion. Nevertheless, the temperature ranges are preferably kept below the reaction threshold for nitridation of silicon, since this helps to avoid reaction in the source/drain regions 64 during the passivation step. Because most of the word line current is carried in the metal 52 and interlayer 54 of the passivated gate stack 70, passivation of the polysilicon 56 is not of primary concern.
[0045] Similarly, preferably less than about 20 Å of metal nitride or metal oxynitride forms over surfaces of the metal layer 52. Desirably, any such consumption is insignificant to conductivity of the word line.
[0046] With reference to FIG. 7, continued flow of water vapor results in reoxidation of the source/drain regions 64, producing a high quality reoxidized gate oxide 80, having a preferred thickness between about 20 Å and 150 Å, most preferably about 80 Å, over the source/drain regions 64 of the silicon substrate 60. Depending on the temperature and pressure, processing times for sufficient reoxidation can be as short as about 20 seconds or as long as about 400 minutes. In an exemplary S/D reoxidation, ammonia flows at about 3,000 sccm, water vapor at about 300 sccm, with chamber pressure at about 760 Torr, substrate temperature about 650° C., and the processes is conducted for about 60 minutes.
[0047] The reoxidized gate oxide 80 demonstrates a low defect density for reliable transistor operation. A slight bird's beak structure 82 forms under each gate corner 65, rounding the corner 65 and reducing the operational lateral field strength. Thus, hot carrier injection into the gate oxide 80 is reduced, prolonging the useful life of the device.
[0048] Though illustrated in the context of thermal gate oxides, the skilled artisan will readily appreciate, in view of the present disclosure, that ammonia passivation will have application when oxidizing other materials in the presence of metal-containing elements. For example, materials having a high dielectric constant or permittivity (“high K materials) often require oxidation anneals or reoxidation to maintain their integrity prior to sealing the integrated circuit. Such materials included tantalum oxide (Ta2O5), barium strontium titanate (BST), strontium titanate (ST), barium titanate (BT), lead zirconium titanate (PZT), and strontium bismuth tantalate (SBT). These materials are currently being incorporated into advanced DRAM capacitor structures and are envisioned in the role of gate dielectrics as critical dimensions continue to be scaled.
[0049] While not illustrated, some oxidation of the gate stack materials takes place during the S/D reoxidation, though less of the materials are consumed than would be in an unpassivated gate stack under the same conditions. Due to ammonia passivation, consumption of the width of the metal layer 52 is preferably less than about 150 Å, more preferably less than about 50 Å. In particular, using an exemplary process conducted at about 650° C. for about 180 minutes will consume less than about 60 Å of the metal layer 52.
[0050] The polysilicon layer 56 preferably loses between about 30 Å and 60 Å to nitridation and/or oxidation during the process. Accordingly, the width of the remaining polysilicon 56 is preferably greater than 40 Å more than the width of the remaining metal layer 52, more preferably between about 60 Å and 120 Å more than the width of the remaining metal layer 52, despite being defined by the same photoresist mask. The skilled artisan will appreciate in view of the present disclosure, however, that by controlling the ratio of NO:N2O by-products, the relative widths of the poly 56 and metal 52 layers can be controlled.
[0051] With reference now to FIG. 8, following S/D reoxidation, ammonia and water vapor are purged from the reaction chamber, preferably with nitrogen and argon. The ammonia readily desorbs from the metallic layers 52 and 54, thereby leaving the unpassivated gate stack 50. Any nitridation and/or oxidation of the polysilicon 56, of course, remains after the purge/desorb step. Flow rates for N2are preferably between about 10,000 sccm and 30,000 sccm, more preferably about 15,000 sccm, while Ar preferably flows between about 10,000 sccm and 30,000 sccm, more preferably about 15,000 sccm. Depending upon the tool and handling equipment employed, the substrate can be cooled for handling or maintained at the oxidation temperature during purge and unload.
[0052] A cap layer 90 and sidewall spacers 92 are also shown in FIG. 8. As will be understood by the skilled artisan, the cap layer 90 is typically applied prior to patterning the gate stack. The sidewall spacers 92 are desirably formed after S/D reoxidation by blanket deposition and direction etch, such as reactive ion etch.
[0053] With reference now to FIG. 9, a flow chart generally illustrates the process described above, outlining a fabrication from definition of a transistor gate to source/drain reoxidation. These “steps” need not be completed in the illustrated order, nor are they necessarily segregated steps. In the preferred embodiment described above, for example, ammonia passivation is conducted simultaneously with initial stages of source/drain oxidation.
[0054] Other embodiments not discussed herein may become apparent to those skilled in art of semiconductor fabrication. In addition, those of ordinary skill in the art might find application for passivating metal features by ammonia adsorption at alternative stages of the integrated circuit fabrication process other than source/drain reoxidation. The invention may be incorporated into any step of the fabrication process in which selective oxidation of one element is desired while protecting another exposed element. Accordingly, the present invention is not to be limited by the description of preferred embodiments, but is instead to be defined solely by the appended claims.
Claims
I claim:
1. A low resistance gate stack for an integrated circuit transistor, the gate stack comprising:
a substrate;
a gate dielectric layer overlying at least a portion of the substrate;
a doped polysilicon layer overlying at least a portion of the gate dielectric layer;
a metal layer overlying at least a portion of the doped polysilicon layer; and
a metal nitride layer over surfaces of the metal layer, the metal nitride layer being less than about 20 Å,
wherein the metal layer has a first width and the doped polysilicon layer has a second width.
2. The gate stack of claim 1, wherein said metal layer is formed of tungsten.
3. The gate stack of claim 2, further comprising a metallic interlayer between the metal layer and the doped polysilicon layer.
4. The gate stack of claim 3, wherein the metallic interlayer comprises a metal nitride layer.
5. The gate stack of claim 1, further comprising a sidewall spacer over the gate stack and wherein the gate dielectric layer has a greater thickness below the sidewall spacer than below the polysilicon layer.
6. The gate stack of claim 1, wherein the doped polysilicon layer has rounded corners.
7. The gate stack of claim 6, wherein the second width is greater than the first width by at least about 40 Å.
8. The gate stack of claim 7, wherein the second width is greater than the first width by between about 60 Å and 120 Å.
9. The gate stack of claim 6, wherein a Si3N4layer over surfaces of the polysilicon layer is less than about 20 Å of Si3N4.
10. The gate stack of claim 6, wherein a Si3N4layer over surfaces of the polysilicon layer is less than about 40 Å of Si3N4.
Patent Citations (46)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US4081510(A) | 1978-03-01 | Kato et al. | Applicant |
| US4621277(A) | 1986-11-01 | Ito et al. | Applicant |
| US4784973(A) | 1988-11-01 | Stevens et al. | Applicant |
| US4818715(A) | 1989-04-01 | Chao | Examiner |
| US4980307(A) | 1990-12-01 | Ito et al. | Applicant |
| US4996081(A) | 1991-02-01 | Ellul et al. | Applicant |
| US5003375(A) | 1991-03-01 | Ichikawa | Applicant |
| US5057449(A) | 1991-10-01 | Lowrey et al. | Applicant |
| US5094712(A) | 1992-03-01 | Becker et al. | Applicant |
| US5100826(A) | 1992-03-01 | Dennison | Applicant |
| US5132756(A) | 1992-07-01 | Matsuda | Examiner |
| US5177027(A) | 1993-01-01 | Lowrey et al. | Applicant |
| US5236865(A) | 1993-08-01 | Sandhu et al. | Applicant |
| US5266510(A) | 1993-11-01 | Lee | Applicant |
| US5306951(A) | 1994-04-01 | Lee et al. | Applicant |
| US5341016(A) | 1994-08-01 | Prall et al. | Applicant |
| US5360769(A) | 1994-11-01 | Thakur et al. | Applicant |
| US5376593(A) | 1994-12-01 | Sandhu et al. | Applicant |
| US5393683(A) | 1995-02-01 | Mathews et al. | Applicant |
| US5405791(A) | 1995-04-01 | Ahmad et al. | Examiner |
| US5472896(A) | 1995-12-01 | Chen et al. | Applicant |
| US5501995(A) | 1996-03-01 | Shin et al. | Applicant |
| US5545289(A) | 1996-08-01 | Chen et al. | Applicant |
| US5545578(A) | 1996-08-01 | Park et al. | Examiner |
| US5550084(A) | 1996-08-01 | Anjum et al. | Applicant |
| US5753556(A) | 1998-05-01 | Katada et al. | Applicant |
| US5756392(A) | 1998-05-01 | Lu et al. | Applicant |
| US5897349(A) | 1999-04-01 | Agnello | Examiner |
| US5906803(A) | 1999-05-01 | Leppalahti | Applicant |
| US5914091(A) | 1999-06-01 | Holst et al. | Applicant |
| US5918555(A) | 1999-07-01 | Winegar | Applicant |
| US5925918(A) | 1999-07-01 | Wu et al. | Examiner |
| US5998290(A) | 1999-12-01 | Wu et al. | Examiner |
| US6028003(A) | 2000-02-01 | Frisa et al. | Examiner |
| US6096630(A) | 2000-08-01 | Byun et al. | Examiner |
| US6150257(A) | 2000-11-01 | Yin et al. | Applicant |
| US6165883(A) | 2000-12-01 | Hiura | Examiner |
| US6218311(B1) | 2001-04-01 | McKee et al. | Examiner |
| US6239452(B1) | 2001-05-01 | Xiang et al. | Examiner |
| US6262458(B1) | 2001-07-01 | Hu | Examiner |
| US6281556(B1) | 2001-08-01 | Gerritsen et al. | Examiner |
| US6368966(B1) | 2002-04-01 | Krishnamoorthy et al. | Examiner |
| US6373111(B1) | 2002-04-01 | Zheng et al. | Examiner |
| EP878443 | 1998-11-01 | Applicant | |
| GB2134706 | 1984-08-01 | Applicant | |
| JP1-94664 | 1989-04-01 | Applicant |
Non-Patent Literature (8)
- Atkins, P.W., “Physical Chemistry,” p. 819 (1990).Applicant
- Cherkashin et al., “Losses of Platinum-Metal Catalyst During Vapor-Oxygen Oxidation of Ammonia,” Plenum Publishing Corporation, p. 628-630 (1983).Applicant
- Ramis et al., “Adsorption, Activation and Oxidation of Ammonia over SCR Catalysts,” Journal of Catalysis, vol. 157, pp. 523-535 (1995).Applicant
- Shebeko, et al., “Investigation of Concentration Limits of Flame Propagation in Ammonia-Based Gas Mixtures, Combustion, Explosion, and Shock Waves,” vol. 33, No. 5, pp. 477-479 (1996).Applicant
- Shimizu, et al., “Impact of Surface Proximity Gettering and Nitrided Oxide Side-Wall Spacer by Nitrogen Implantation on Sub-Quarter Micron CMOS LDD FETs,” IEDM 95, pp. 859-862 (1995).Applicant
- Ueshima, et al., “New Technology for Selective Catalytic Oxidation of Ammonia to Nitrogen,” Res. Chem. Intermed., vol. 24, p. 133-141 (1988).Applicant
- van den Broek, et al., “Water-Promoted Ammonia Oxidation by a Platinum Amine Complex in Zeolite HZSM-5 Catalyst,” Catalysis Letters, vol. 55, pp. 79-82 (1998).Applicant
- S. Wolf and R.N. Tauber, “Silicon Processing for the VLSI Era,” Process Technology, vol. 1, pp. 191-194, Lattice Press, Sunset Beach, CA. (1986).Applicant