US 6,602,763 B2Grant
Methods of fabricating gallium nitride semiconductor layers by lateral overgrowth
Issue Date:2003-08-05
•64 Claims
•2 Drawing Sheets
Abstract
A gallium nitride semiconductor layer is fabricated by masking an underlying gallium nitride layer with a mask that includes an array of openings therein, and growing the underlying gallium nitride layer through the array of openings and onto the mask, to thereby form an overgrown gallium nitride semiconductor layer. Although dislocation defects may propagate vertically from the underlying gallium nitride layer to the grown gallium nitride layer through the mask openings, the overgrown gallium nitride layer is relatively defect free. The overgrown gallium nitride semiconductor layer may be overgrown until the overgrown gallium nitride layer coalesces on the mask, to form a continuous overgrown monocrystalline gallium nitride semiconductor layer. The gallium nitride semiconductor layer may be grown using metalorganic vapor phase epitaxy. Microelectronic devices may be formed in the overgrown gallium nitride semiconductor layer.
Metadata
Assignee
- North Carolina State University
Inventors
- Robert F. Davis
- Ok-Hyun Nam
- Tsvetanka Zheleva
- Michael D. Bremser
Application Information
Application Number:US 09/780,069
Filing Date:2001-02-09
Priority Date:1998-02-27
Art Unit:7
Classifications
IPC:
H01L 2120H01L 2136
Field of Search:
438 46438 47438483438518438590438604438605438758438761438481438FOR 249438FOR 264438FOR 268438FOR 308438FOR 484
Patent Drawings (2 sheets)
Description
Cross Reference to Related Applications
[0002] This application is a divisional of application Ser. No. 09/525,721, filed Mar. 14, 2000, entitled Gallium Nitride Semiconductor Structures Including a Lateral Gallium Nitride Layer of Reduced Defect Density, which is itself a continuation of application Ser. No. 09/032,190, filed Feb. 27, 1998 (now U.S. Pat. No. 6,051,849) entitled Gallium Nitride Semiconductor Structures Including a Lateral Gallium Nitride Layer That Extends From an Underlying Gallium Nitride Layer, assigned to the assignee of the present invention, the disclosures of which are hereby incorporated herein by reference.
Field of the Invention
[0004] This invention relates to microelectronic devices and fabrication methods, and more particularly to gallium nitride semiconductor devices and fabrication methods therefor.
Background of the Invention
[0005] Gallium nitride is being widely investigated for microelectronic devices including but not limited to transistors, field emitters and optoelectronic devices. It will be understood that, as used herein, gallium nitride also includes alloys of gallium nitride such as aluminum gallium nitride, indium gallium nitride and aluminum indium gallium nitride.
[0006] A major problem in fabricating gallium nitride-based microelectronic devices is the fabrication of gallium nitride semiconductor layers having low defect densities. It is known that one contributor to defect density is the substrate on which the gallium nitride layer is grown. Accordingly, although gallium nitride layers have been grown on sapphire substrates, it is known to reduce defect density by growing gallium nitride layers on aluminum nitride buffer layers which are themselves formed on silicon carbide substrates. Notwithstanding these advances, continued reduction in defect density is desirable.
[0007] It is also known to fabricate gallium nitride structures through openings in a mask. For example, in fabricating field emitter arrays, it is known to selectively grow gallium nitride on stripe or circular patterned substrates. See, for example, the publications by coinventor Nam et al. entitled “Selective Growth of GaN and Al0.2Ga0.8N on GaN/AlN/6H—SiC(0001) Multilayer Substrates Via Organometallic Vapor Phase Epitaxy”, Proceedings of the Materials Research Society, December 1996, and “Growth of GaN and Al0.2Ga0.8N on Patterened Substrates via Organometallic Vapor Phase Epitaxy”, Japanese Journal of Applied Physics., Vol. 36, Part 2, No. 5A, May 1997, pp. L-532-L535. As disclosed in these publications, undesired ridge growth or lateral overgrowth may occur under certain conditions.
Summary of the Invention
[0008] It is therefore an object of the present invention to provide improved methods of fabricating gallium nitride semiconductor layers, and improved gallium nitride layers so fabricated.
[0009] It is another object of the invention to provide methods of fabricating gallium nitride semiconductor layers that can have low defect densities, and gallium nitride semiconductor layers so fabricated.
[0010] These and other objects are provided, according to the present invention, by fabricating a gallium nitride semiconductor layer by laterally growing an underlying gallium nitride layer to thereby form a laterally grown gallium nitride semiconductor layer, and forming microelectronic devices in the laterally grown gallium nitride semiconductor layer. In a preferred embodiment, a gallium nitride semiconductor layer is fabricated by masking an underlying gallium nitride layer with a mask that includes an array of openings therein and growing the underlying gallium nitride layer through the array of openings and onto the mask, to thereby form an overgrown gallium nitride semiconductor layer. Microelectronic devices may then be formed in the overgrown gallium nitride semiconductor layer.
[0011] It has been found, according to the present invention, that although dislocation defects may propagate vertically from the underlying gallium nitride layer to the grown gallium nitride layer above the mask openings, the overgrown gallium nitride layer is relatively defect-free. Accordingly, high performance microelectronic devices may be formed in the overgrown gallium nitride semiconductor layer.
[0012] According to another aspect of the present invention, the overgrown gallium nitride semiconductor layer is overgrown until the overgrown gallium nitride layer coalesces on the mask, to form a continuous overgrown monocrystalline gallium nitride semiconductor layer. The overgrown layer can thus have overgrown regions of relatively low defect in the area of coalescence and regions of relatively high defects over the mask openings.
[0013] The gallium nitride semiconductor layer may be grown using metalorganic vapor phase epitaxy (MOVPE). Preferably, the openings in the mask are stripes that are oriented along the <1{overscore (1)}00> direction of the underlying gallium nitride layer. The overgrown gallium nitride layer may be grown using triethylgallium (TEG) and ammonia (NH3) precursors at 1000-1100° C. and 45 Torr. Preferably, TEG at 13-39 μmol/min and NH3at 1500 sccm are used in combination with 3000 sccm H2diluent. Most preferably, TEG at 26 μmol/min, NH3at 1500 sccm and H2at 3000 sccm at a temperature of 1100° C. and 45 Torr are used. The underlying gallium nitride layer preferably is formed on a substrate, which itself includes a buffer layer such as aluminum nitride, on a substrate such as 6H—SiC(0001).
[0014] Gallium nitride semiconductor structures according to the present invention include an underlying gallium nitride layer, a lateral gallium nitride layer that extends from the underlying gallium nitride layer, and a plurality of microelectronic devices in the lateral gallium nitride layer. In a preferred embodiment, gallium nitride semiconductor structures according to the present invention include an underlying gallium nitride layer and a patterned layer (such as a mask) that includes an array of openings therein, on the underlying gallium nitride layer. A vertical gallium nitride layer extends from the underlying gallium nitride layer through the array of openings. A lateral gallium nitride layer extends from the vertical gallium nitride layer onto the patterned layer, opposite the underlying gallium nitride layer. A plurality of microelectronic devices including but not limited to optoelectronic devices and field emitters, are formed in the lateral gallium nitride layer.
[0015] Preferably, the lateral gallium nitride layer is a continuous monocrystalline gallium nitride semiconductor layer. The underlying gallium nitride layer and the vertical gallium nitride layer both include a predetermined defect density, and the lateral gallium nitride semiconductor layer is of lower defect density than the predetermined defect density. Accordingly, low defect density gallium nitride semiconductor layers may be produced, to thereby allow the production of high-performance microelectronic devices.
Brief Description of the Drawings
[0016] FIG. 1 is a cross-sectional view of gallium nitride semiconductor structures according to the present invention.
[0017] FIGS. 2-5 are cross-sectional views of structures of FIG. 1 during intermediate fabrication steps, according to the present invention.
Detailed Description of Preferred Embodiments
[0018] The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. Like numbers refer to like elements throughout. It will be understood that when an element such as a layer, region or substrate is referred to as being “on” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” another element, there are no intervening elements present. Moreover, each embodiment described and illustrated herein includes its complementary conductivity type embodiment as well.
[0019] Referring now to FIG. 1, gallium nitride semiconductor structures according to the present invention are illustrated. The gallium nitride structures 100 include a substrate 102. The substrate may be sapphire or gallium nitride. However, preferably, the substrate includes a 6H—SiC(0001) substrate 102aand an aluminum nitride buffer layer 102bon the silicon carbide substrate 102a. The aluminum nitride buffer layer 102bmay 0.01 μm thick.
[0020] The fabrication of substrate 102 is well known to those having skill in the art and need not be described further. Fabrication of silicon carbide substrates are described, for example, in U.S. Pat. No. 4,865,685 to Palmour; U.S. Pat. No. Re 34,861 to Davis et al.; U.S. Pat. No. 4,912,064 to Kong et al. and U.S. Pat. No. 4,946,547 to Palmour et al., the disclosures of which are hereby incorporated herein by reference. Also, the crystallographic designation conventions used herein are well known to those having skill in the art, and need not be described further.
[0021] An underlying gallium nitride layer 104 is also included on buffer layer 102bopposite substrate 102a. The underlying gallium nitride layer 104 may be between about 1.0 and 2.0 μm thick, and may be formed using heated metalorganic vapor phase epitaxy (MOVPE). The underlying gallium nitride layer generally has an undesired relatively high defect density, for example dislocation densities of between about 108and 1010cm−2. These high defect densities may result from mismatches in lattice parameters between the buffer layer 102band the underlying gallium nitride layer 104. These high defect densities may impact performance of microelectronic devices formed in the underlying gallium nitride layer 104.
[0022] Still continuing with the description of FIG. 1, a mask such as a silicon dioxide mask 106 is included on the underlying gallium nitride layer 104. The mask 106 includes an array of openings therein. Preferably, the openings are stripes that extend along the <1{overscore (1)}00> direction of the underlying gallium nitride layer 104. The mask 106 may have a thickness of about 1000 Å and may be formed on the underlying gallium nitride layer 104 using low pressure chemical vapor deposition (CVD) at 410° C. The mask 106 may be patterned using standard photolithography techniques and etched in a buffered hydrofluoric acid (HF) solution.
[0023] Continuing with the description of FIG. 1, a vertical gallium nitride layer 108aextends from the underlying gallium nitride layer 104 and through the array of openings in the mask 106. As used herein, the term “vertical” means a direction that is orthogonal to the faces of the substrate 102. The vertical gallium nitride layer 108amay be formed using metalorganic vapor phase epitaxy at about 1000-1100° C. and 45 Torr. Precursors of triethygallium (TEG) at 13-39 μmol/min and ammonia (NH3) at 1500 sccm may be used in combination with a 3000 sccm H2diluent, to form the vertical gallium nitride layer 108a.
[0024] Still continuing with the description of FIG. 1, the gallium nitride semiconductor structure 100 also includes a lateral gallium nitride layer 108bthat extends laterally from the vertical gallium nitride layer 108aonto the mask 106 opposite the underlying gallium nitride layer 104. The lateral gallium nitride layer 108bmay be formed using metalorganic vapor phase epitaxy as described above. As used herein, the term “lateral” denotes a direction parallel to the faces of substrate 102.
[0025] As shown in FIG. 1, lateral gallium nitride layer 108bcoalesces at interfaces 108cto form a continuous monocrystalline gallium nitride semiconductor layer 108. It has been found that the dislocation densities in the underlying gallium nitride layer 104 generally do not propagate laterally with the same intensity as vertically. Thus, lateral gallium nitride layer 108bcan have a relatively low defect density, for example less that 104cm−2. Accordingly, lateral gallium nitride layer 108bmay form device quality gallium nitride semiconductor material. Thus, as shown in FIG. 1, microelectronic devices 110 may be formed in the lateral gallium nitride layer 108b.
[0026] Referring now to FIGS. 2-5, methods of fabricating gallium nitride semiconductor structures according to the present invention will now be described. As shown in FIG. 2, an underlying gallium nitride layer 104 is grown on a substrate 102. The substrate 102 may include a 6H—SiC(0001) substrate 102aand an aluminum nitride buffer layer 102b. The gallium nitride layer 104 may be between 1.0 and 2.0 μm thick, and may be grown at 1000° C. on a high temperature (1100° C.) aluminum nitride buffer layer 102bthat was deposited on 6H—SiC substrate 102ain a cold wall vertical and inductively heated metalorganic vapor phase epitaxy system using triethylgallium at 26 μmol/min, ammonia at 1500 sccm and 3000 sccm hydrogen diluent. Additional details of this growth technique may be found in a publication by T. W. Weeks et al. entitled “GaN Thin Films Deposited Via Organometallic Vapor Phase Epitaxy onα (6H)—SiC(0001)Using High-Temperature Monocrystalline AlN Buffer Layers”, Applied Physics Letters, Vol. 67, No. 3, Jul. 17, 1995, pp. 401-403, the disclosure of which is hereby incorporated herein by reference. Other substrates, with or without buffer layers, may be used.
[0027] Still referring to FIG. 2, the underlying gallium nitride layer 104 is masked with a mask 106 that includes an array of openings 107 therein. The mask may comprise silicon dioxide at thickness of 1000 Å and may be deposited using low pressure chemical vapor deposition at 410° C. Other masking materials may be used. The mask may be patterned using standard photolithography techniques and etching in a buffered HF solution. In one embodiment, the openings 107 are 3 μm-wide openings that extend in parallel at distances of between 3 and 40 μm and that are oriented along the <1{overscore (1)}00> direction on the underlying gallium nitride layer 104. Prior to further processing, the structure may be dipped in a 50% buffered hydrochloric acid (HCl) solution to remove surface oxides from the underlying gallium nitride layer 104.
[0028] Referring now to FIG. 3, the underlying gallium nitride layer 104 is grown through the array of openings 107 to form vertical gallium nitride layer 108ain the openings. Growth of gallium nitride may be obtained at 1000-1100° C. and 45 Torr. The precursors TEG at 13-39 μmol/min and NH3 at 1500 sccm may be used in combination with a 3000 sccm H2diluent. If gallium nitride alloys are formed, additional conventional precursors of aluminum or indium, for example, may also be used. As shown in FIG. 3, the gallium nitride layer 108agrows vertically to the top of the mask 106.
[0029] It will be understood that underlying gallium nitride layer 104 may also be grown laterally without using a mask 106, by appropriately controlling growth parameters and/or by appropriately patterning the underlying gallium nitride layer 104. A patterned layer may be formed on the underlying gallium nitride layer after vertical growth or lateral growth, and need not function as a mask.
[0030] It will also be understood that lateral growth in two dimensions may be used to form an overgrown gallium nitride semiconductor layer. Specifically, mask 106 may be patterned to include an array of openings 107 that extend along two orthogonal directions such as <1{overscore (1)}00> and <11{overscore (20)}>. Thus, the openings can form a rectangle of orthogonal striped patterns. In this case, the ratio of the edges of the rectangle is preferably proportional to the ratio of the growth rates of the {11{overscore (2)}0} and {1{overscore (1)}01} facets, for example, in a ratio of 1.4:1.
[0031] Referring now to FIG. 4, continued growth of the gallium nitride layer 108acauses lateral overgrowth onto the mask 106, to form lateral gallium nitride layer 108b. Growth conditions for overgrowth may be maintained as was described in connection with FIG. 3.
[0032] Referring now to FIG. 5, lateral overgrowth is allowed to continue until the lateral growth fronts coalesce at interfaces 108c, to form a continuous gallium nitride layer 108. The total growth time may be approximately 60 minutes. As shown in FIG. 1, microelectronic devices may then be formed in regions 108b. Devices may also be formed in regions 108aif desired.
[0033] Additional discussion of the methods and structures of the present invention will now be provided. As described above, the openings 107 in the mask are preferably rectangular stripes that preferably extend along the <11{overscore (2)}0> and/or <1{overscore (1)}00> directions on the underlying gallium nitride layer 104. Truncated triangular stripes having (1{overscore (1)}01) slant facets and a narrow (0001) top facet may be obtained for mask openings 107 along the <11{overscore (2)}0> direction. Rectangular stripes having a (0001) top facet, (11{overscore (2)}0) vertical side faces and (1{overscore (1)}01) slant facets may be grown along the <1{overscore (1)}00> direction. For growth times up to 3 minutes, similar morphologies may be obtained regardless of orientation. The stripes develop into different shapes if the growth is continued.
[0034] The amount of lateral growth generally exhibits a strong dependence on stripe orientation. The lateral growth rate of the <1{overscore (1)}00> oriented stripes is generally much faster than those along <11{overscore (2)}0>. Accordingly, it is most preferred to orient the openings 107 so that they extend along the <1{overscore (1)}00> direction of the underlying gallium nitride layer 104.
[0035] The different morphological development as a function of opening orientation appears to be related to the stability of the crystallographic planes in the gallium nitride structure. Stripes oriented along <11{overscore (2)}0> may have wide (1{overscore (1)}00) slant facets and either a very narrow or no (0001) top facet depending on the growth conditions. This may be because (1{overscore (1)}01) is the most stable plane in the gallium nitride wurtzite crystal structure, and the growth rate of this plane is lower than that of others. The {1{overscore (1)}01} planes of the <1{overscore (1)}00> oriented stripes may be wavy, which implies the existence of more than one Miller index. It appears that competitive growth of selected {1{overscore (1)}01} planes occurs during the deposition which causes these planes to become unstable and which causes their growth rate to increase relative to that of the (1{overscore (1)}01) of stripes oriented along <11{overscore (2)}0>.
[0036] The morphologies of the gallium nitride layers selectively grown on openings oriented along <1{overscore (1)}00> are also generally a strong function of the growth temperatures. Layers grown at 1000° C. may possess a truncated triangular shape. This morphology may gradually change to a rectangular cross-section as the growth temperature is increased. This shape change may occur as a result of the increase in the diffusion coefficient and therefore the flux of the gallium species along the (0001) top plane onto the {1{overscore (1)}01} planes with an increase in growth temperature. This may result in a decrease in the growth rate of the (0001) plane and an increase in that of the {1{overscore (1)}01}. This phenomenon has also been observed in the selective growth of gallium arsenide on silicon dioxide. Accordingly, temperatures of 1100° C. appear to be most preferred.
[0037] The morphological development of the gallium nitride regions also appears to depend on the flow rate of the TEG. An increase in the supply of TEG generally increases the growth rate of the stripes in both the lateral and the vertical directions. However, the lateral/vertical growth rate ratio decrease from 1.7 at the TEG flow rate of 13 μmol/min to 0.86 at 39 μmol.min. This increased influence on growth rate along <0001> relative to that of <11{overscore (2)}0> with TEG flow rate may be related to the type of reactor employed, wherein the reactant gases flow vertically and perpendicular to the substrate. The considerable increase in the concentration of the gallium species on the surface may sufficiently impede their diffusion to the {1{overscore (1)}01} planes such that chemisorption and gallium nitride growth occur more readily on the (0001) plane.
[0038] Continuous 2 μm thick gallium nitride layers 108 may be obtained using 3 μm wide stripe openings 107 spaced 7 μm apart and oriented along <1{overscore (1)}00>, at 1100° C. and a TEG flow rate of 26 μmol/min. The overgrown gallium nitride regions 108bmay include subsurface voids that form when two growth fronts coalesce. These voids may occur most often using lateral growth conditions wherein rectangular stripes having vertical {11{overscore (2)}0} side facets developed.
[0039] The coalesced gallium nitride 108 layer may have a microscopically flat and pit-free surface. The surfaces of the laterally grown gallium nitride layers may include a terrace structure having an average step height of 0.32 nm. This terrace structure may be related to the laterally grown gallium nitride, because it is generally not included in much larger area films grown only on aluminum nitride buffer layers. The average RMS roughness values may be similar to the values obtained for the underlying gallium nitride layers 104.
[0040] Threading dislocations, originating from the interface between the gallium nitride underlayer 104 and the buffer layer 102b, appear to propagate to the top surface of the vertical gallium nitride layer 108awithin the openings 107 of the mask 106. The dislocation density within these regions is approximately 109cm−2. By contrast, threading dislocations do not appear to readily propagate to in the overgrown regions 108b. Rather, the overgrown gallium nitride regions 108bcontain only a few dislocations. These few dislocations may be formed parallel to the (0001) plane via the extension of the vertical threading dislocations after a 90° bend in the regrown region. These dislocations do not appear to propagate to the top surface of the overgrown GaN layer.
[0041] As described, the formation mechanism of the selectively grown gallium nitride layer is lateral epitaxy. The two main stages of this mechanism are vertical growth and lateral growth. During vertical growth, the deposited gallium nitride grows selectively within the mask openings 107 more rapidly than it grows on the mask 106, apparently due to the much higher sticking coefficient, s, of the gallium atoms on the gallium nitride surface (s=1) compared to on the mask (s˜1). Since the SiO2bond strength is 799.6 kJ/mole and much higher than that of Si—N (439 kJ/mole), Ga—N (103 kJ/mole), and Ga—O (353.6 kJ/mole), Ga or N atoms should not readily bond to the mask surface in numbers and for a time sufficient to cause gallium nitride nuclei to form. They would either evaporate or diffuse along the mask surface to the opening 107 in the mask or to the vertical gallium nitride surfaces 108awhich have emerged. During lateral growth, the gallium nitride grows simultaneously both vertically and laterally over the mask from the material which emerges over the openings.
[0042] Surface diffusion of gallium and nitrogen on the mask may play a minor role in gallium nitride selective growth. The major source of material appears to be derived from the gas phase. This may be demonstrated by the fact that an increase in the TEG flow rate causes the growth rate of the (0001) top facets to develop faster than the (1{overscore (1)}01) side facets and thus controls the lateral growth.
[0043] The laterally grown gallium nitride 108bbonds to the underlying mask 106 sufficiently strongly so that it generally does not break away on cooling. However, lateral cracking within the SiO2may take place due to thermal stresses generated on cooling. The viscosity (ρ) of the SiO2at 1050° C. is about 1015.5poise which is one order of magnitude greater than the strain point (about 1014.5poise) where stress relief in a bulk amorphous material occurs within approximately six hours. Thus, the SiO2mask may provide limited compliance on cooling. As the atomic arrangement on the amorphous SiO2surface is quite different from that on the GaN surface, chemical bonding may occur only when appropriate pairs of atoms are in close proximity. Extremely small relaxations of the silicon and oxygen and gallium and nitrogen atoms on the respective surfaces and/or within the bulk of the SiO2may accommodate the gallium nitride and cause it to bond to the oxide.
[0044] Accordingly, regions 108bof lateral epitaxial overgrowth through mask openings 107 from an underlying gallium nitride layer 104 may be achieved via MOVPE. The growth may depend strongly on the opening orientation, growth temperature and TEG flow rate. Coalescence of overgrown gallium nitride regions to form regions with both extremely low densities of dislocations and smooth and pit-free surfaces may be achieved through 3 μm wide mask openings spaced 7 μm apart and extending along the <1{overscore (1)}00> direction, at 1100° C. and a TEG flow rate of 26 μmol/min. The lateral overgrowth of gallium nitride via MOVPE may be used to obtain low defect density regions for microelectronic devices.
[0045] In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.
Claims
What is claimed is:
1. A method of fabricating a gallium nitride semiconductor layer comprising the steps of:
masking an underlying gallium nitride layer with a mask that includes an array of openings therein; and
growing the underlying gallium nitride layer through the array of openings and onto the mask using metalorganic vapor phase epitaxy to thereby form an overgrown gallium nitride semiconductor layer until the grown gallium nitride layer coalesces on the mask to form a continuous overgrown monocrystalline gallium nitride semiconductor layer.
2. A method according to claim 1 wherein the growing step is followed by the step of forming at least one microelectronic device in the overgrown gallium nitride semiconductor layer.
3. A method according to claim 1 wherein the masking step is preceded by the step of forming the underlying gallium nitride layer on a substrate.
4. A method according to claim 3 wherein the forming step comprises the steps of:
forming a buffer layer on a substrate; and
forming the underlying gallium nitride layer on the buffer layer opposite the substrate.
5. A method according to claim 1 wherein the masking step comprises the step of:
masking the underlying gallium nitride layer with a mask that includes an array of stripe openings therein, the stripe openings extending along a <1{overscore (1)}00> direction of the underlying gallium nitride layer.
6. A method according to claim 1 wherein the underlying gallium nitride layer includes a predetermined defect density, and wherein the step of growing the underlying gallium nitride layer through the array of openings and onto the mask to thereby form an overgrown gallium nitride semiconductor layer comprises the steps of:
vertically growing the underlying gallium nitride layer through the array of openings while propagating the predetermined defect density; and
laterally growing the underlying gallium nitride layer from the array of openings onto the mask to thereby form an overgrown gallium nitride semiconductor layer of lower defect density than the predetermined defect density.
7. A method according to claim 1 wherein the growing step comprises the step of growing the underlying gallium nitride layer using metalorganic vapor phase epitaxy of triethylgallium at 13-39 μmol/min and ammonia at 1500 sccm at a temperature of 1000° C.-1100° C.
8. A method according to claim 5 wherein the growing step comprises the step of growing the underlying gallium nitride layer using metalorganic vapor phase epitaxy of triethylgallium at 26 μmol/min and ammonia at 1500 sccm at a temperature of 1100° C.
9. A method according to claim 1 wherein the masking step comprises the step of:
masking the underlying gallium nitride layer with a mask that includes an array of stripe openings therein, the stripe openings extending along a <11{overscore (2)}0> direction of the underlying gallium nitride layer.
10. A method according to claim 1 wherein the masking step comprises the step of:
masking the underlying gallium nitride layer with a mask that includes an array of first stripe openings therein that extend along a <1{overscore (2)}00> direction of the underlying gallium nitride layer, and an array of second stripe openings therein that extend along a <11{overscore (1)}0> direction of the underlying gallium nitride layer.
11. A method according to claim 10 wherein the array of first stripe openings and the array of second stripe openings are arranged in a rectangle on the underlying gallium nitride layer, the rectangle having edges of predetermined lengths, and wherein a ratio of the predetermined lengths is proportional to a ratio of growth rates of a {11{overscore (2)}0} facet and a {1{overscore (1)}01} facet of the underlying gallium nitride layer during the growing step.
12. A method according to claim 1 wherein the growing step is followed by the step of forming a single microelectronic device in the overgrown lateral gallium nitride layer.
13. A method according to claim 6 wherein the laterally growing step is followed by the step of:
forming at least one microelectronic device in the overgrown gallium nitride semiconductor layer of lower defect density than the predetermined defect density, the underlying gallium nitride layer that is vertically grown through the array of openings being free of a microelectronic device therein.
14. A method according to claim 6 wherein the predetermined defect density is at least 108cm−2and wherein the lower defect density is less than 108cm−2.
15. A method according to claim 6 wherein the lower defect density is at least four orders of magnitude lower than the predetermined defect density.
16. A method according to claim 1 wherein the underlying gallium nitride layer includes a plurality of dislocation defects that propagate vertically from the underlying gallium nitride layer through the array of openings and wherein only a few of the dislocation defects bend laterally into the lateral gallium nitride layer on the mask.
17. A method according to claim 1 wherein the vertical gallium nitride layer includes a plurality of dislocation defects that propagate vertically from the underlying gallium nitride layer through the array of openings and wherein most of the dislocation defects do not bend laterally into the lateral gallium nitride layer on the mask.
18. A method according to claim 1 wherein the vertical gallium nitride layer includes a plurality of dislocation defects that propagate vertically from the underlying gallium nitride layer through the array of openings and wherein only a few of the dislocation defects bend laterally into the lateral gallium nitride layer on the mask so that the lateral gallium nitride layer is of lower dislocation defect density than the underlying gallium nitride layer.
19. A method according to claim 1 wherein the vertical gallium nitride layer includes a plurality of dislocation defects that propagate vertically from the underlying gallium nitride layer through the array of openings and wherein most of the dislocation defects do not bend laterally into the lateral gallium nitride layer on the mask so that the lateral gallium nitride layer is of lower dislocation defect density than the underlying gallium nitride layer.
20. A method of fabricating a gallium nitride semiconductor layer comprising the steps of:
laterally growing an underlying gallium nitride layer using metalorganic vapor phase epitaxy until the laterally grown gallium nitride layer coalesces to form a continuous laterally grown monocrystalline gallium nitride semiconductor layer; and
forming at least one microelectronic device in the continuous laterally grown gallium nitride semiconductor layer.
21. A method according to claim 20 wherein the laterally growing step comprises the step of laterally overgrowing the underlying gallium nitride layer.
22. A method according to claim 20 wherein the underlying gallium nitride layer includes a predetermined defect density, and wherein the laterally growing step comprises the step of:
laterally growing the underlying gallium nitride layer to thereby form a laterally grown gallium nitride semiconductor layer of lower defect density than the predetermined defect density.
23. A method according to claim 20 wherein the spaced laterally growing step comprises the step of:
laterally growing an underlying gallium nitride layer along stripes that extend along a <11{overscore (2)}0> direction of the underlying gallium nitride layer.
24. A method according to claim 20 wherein the laterally growing step comprises the step of:
laterally growing an underlying gallium nitride layer along an array of first spaced apart regions that extend along a <11{overscore (2)}0> direction of the underlying gallium nitride layer, and an array of second spaced apart regions that extend along a <1{overscore (1)}00> direction of the underlying gallium nitride layer.
25. A method according to claim 24 wherein the array of first regions and the array of second regions are arranged in a rectangle in the underlying gallium nitride layer, the rectangle having edges of predetermined lengths, and wherein a ratio of the of the predetermined lengths is proportional to a ratio of growth rates of a {11{overscore (2)}0} facet and a {1{overscore (1)}01} facet of the underlying gallium nitride layer during the growing step.
26. A method according to claim 20 wherein the laterally growing step comprises the step of:
laterally growing an underlying gallium nitride layer along stripes that extend along a <1{overscore (1)}0> direction of the underlying gallium nitride layer.
27. A method according to claim 22 wherein the predetermined defect density is at least 108cm−2and wherein the lower defect density is less than 108cm−2.
28. A method according to claim 22 wherein the lower defect density is at least four orders of magnitude lower than the predetermined defect density.
29. A method according to claim 20 wherein the underlying gallium nitride layer includes a plurality of dislocation defects that propagate vertically from the underlying gallium nitride layer and wherein only a few of the dislocation defects bend laterally into the laterally grown gallium nitride layer.
30. A method according to claim 20 wherein the underlying gallium nitride layer includes a plurality of dislocation defects that propagate vertically from the underlying gallium nitride layer and wherein most of the dislocation defects do not bend laterally into the laterally grown gallium nitride layer.
31. A method according to claim 20 wherein the underlying gallium nitride layer includes a plurality of dislocation defects that propagate vertically from the underlying gallium nitride layer and wherein only a few of the dislocation defects bend laterally into the laterally grown gallium nitride layer so that the laterally grown gallium nitride layer is of lower dislocation defect density than the underlying gallium nitride layer.
32. A method according to claim 20 wherein the underlying gallium nitride layer includes a plurality of dislocation defects that propagate vertically from the underlying gallium nitride layer and wherein most of the dislocation defects do not bend laterally into the laterally grown gallium nitride layer so that the laterally grown gallium nitride layer is of lower dislocation defect density than the underlying gallium nitride layer.
33. A method of fabricating a gallium nitride semiconductor layer comprising the steps of:
masking an underlying gallium nitride layer that includes a predetermined defect density with a mask that includes an array of openings therein;
vertically growing the underlying gallium nitride layer through the array of openings using metalorganic vapor phase epitaxy while propagating the predetermined defect density; and
laterally growing the underlying gallium nitride layer from the array of openings onto the mask using metalorganic vapor phase epitaxy until the overgrown gallium nitride semiconductor layer coalesces on the mask, to thereby form a continuous overgrown monocrystalline gallium nitride semiconductor layer of lower defect density than the predetermined defect density.
34. A method according to claim 33 the laterally growing step is followed by the step of forming at least one microelectronic device in the overgrown gallium nitride semiconductor layer.
35. A method according to claim 33 wherein the masking step is preceded by the step of forming the underlying gallium nitride layer on a substrate.
36. A method according to claim 35 wherein the forming step comprises the steps of:
forming a buffer layer on a substrate; and
forming the underlying gallium nitride layer on the buffer layer opposite the substrate.
37. A method according to claim 33 the masking step comprises the step of:
masking the underlying gallium nitride layer with a mask that includes an array of stripe openings therein, the stripe openings extending along a >1{overscore (1)}00> direction of the underlying gallium nitride layer.
38. A method according to claim 33 wherein the growing step comprises the step of growing the underlying gallium nitride layer using metalorganic vapor phase epitaxy of triethylgallium at 13-39 μmol/min and ammonia at 1500 sccm at a temperature of 1000° C.-1100° C.
39. A method according to claim 37 wherein the growing step comprises the step of growing the underlying gallium nitride layer using metalorganic vapor phase epitaxy of triethylgallium at 26 μmol/min and ammonia at 1500 sccm at a temperature of 1100° C.
40. A method according to claim 33 wherein only a few defects bend laterally during the laterally growing.
41. A method according to claim 33 wherein most defects do not bend laterally during the laterally growing.
42. A method of fabricating a gallium nitride semiconductor layer comprising the steps of:
laterally growing an underlying gallium nitride layer having a predetermined defect density using metalorganic vapor phase epitaxy until the laterally grown gallium nitride layer coalesces, to thereby form a continuous laterally grown monocrystalline gallium nitride semiconductor layer of lower defect density than the predetermined defect density; and
forming at least one microelectronic device in the laterally grown gallium nitride semiconductor layer.
43. A method according to claim 42 wherein the laterally growing step comprises the step of laterally overgrowing the underlying gallium nitride layer.
44. A method according to claim 42 wherein only a few defects bend laterally during the laterally growing.
45. A method according to claim 42 wherein most defects do not bend laterally during the laterally growing.
46. A method of fabricating a gallium nitride semiconductor layer comprising the steps of:
masking an underlying gallium nitride layer with a mask that includes an array of first stripe openings therein that extend along a <11{overscore (2)}0> direction of the underlying gallium nitride layer, and an array of second stripe openings therein that extend along a <1{overscore (1)}00> direction of the underlying gallium nitride layer; and
growing the underlying gallium nitride layer through the array of openings and onto the mask until the grown gallium nitride layer coalesces on the mask, to thereby forming a continuous overgrown monocrystalline gallium nitride semiconductor layer.
47. A method according to claim 46 wherein the growing step is followed by the step of forming microelectronic devices in the overgrown gallium nitride semiconductor layer.
48. A method according to claim 46 wherein the growing step comprises the step of growing the underlying gallium nitride layer using metalorganic vapor phase epitaxy.
49. A method according to claim 46 wherein the masking step is preceded by the step of forming the underlying gallium nitride layer on a substrate.
50. A method according to claim 49 wherein the forming step comprises the steps of:
forming a buffer layer on a substrate; and
forming the underlying gallium nitride layer on the buffer layer opposite the substrate.
51. A method according to claim 46 wherein the underlying gallium nitride layer includes a predetermined defect density, and wherein the step of growing the underlying gallium nitride layer through the array of openings and onto the mask to thereby form an overgrown gallium nitride semiconductor layer comprises the steps of:
vertically growing the underlying gallium nitride layer through the array of openings while propagating the predetermined defect density; and
laterally growing the underlying gallium nitride layer from the array of openings onto the mask to thereby form an overgrown gallium nitride semiconductor layer of lower defect density than the predetermined defect density.
52. A method according to claim 46 wherein the growing step comprises the step of growing the underlying gallium nitride layer using metalorganic vapor phase epitaxy of triethylgallium at 13-39 μmol/min and ammonia at 1500 sccm at a temperature of 1000° C.-1100° C.
53. A method according to claim 46 wherein the array of first stripe openings and the array of second stripe openings are arranged in a rectangle on the underlying gallium nitride layer, the rectangle having edges of predetermined lengths, and wherein a ratio of the predetermined lengths is proportional to a ratio of growth rates of a {11{overscore (2)}0} facet and a {1{overscore (1)}01} facet of the underlying gallium nitride layer during the growing step.
54. A method according to claim 46 wherein the growing step is followed by the step of forming a single microelectronic device in the overgrown lateral gallium nitride layer.
55. A method according to claim 51 wherein the laterally growing step is followed by the step of:
forming at least one microelectronic device in the overgrown gallium nitride semiconductor layer of lower defect density than the predetermined defect density, the underlying gallium nitride layer that is vertically grown through the array of openings being free of a microelectronic device therein.
56. A method according to claim 51 wherein the predetermined defect density is at least 108cm−2and wherein the lower defect density is less than 108cm−2.
57. A method according to claim 51 wherein the lower defect density is at least four orders of magnitude lower than the predetermined defect density.
58. A method of fabricating a gallium nitride semiconductor layer comprising the steps of:
laterally growing an underlying gallium nitride layer along an array of first spaced apart regions that extend along a <11{overscore (2)}0 direction of the underlying gallium nitride layer, and an array of second spaced apart regions that extend along a <1{overscore (1)}00> direction of the underlying gallium nitride layer until the laterally grown gallium nitride layer coalesces to form a continuous laterally grown monocrystalline gallium nitride semiconductor layer; and
forming at least one microelectronic device in the laterally grown gallium nitride semiconductor layer.
59. A method according to claim 58 wherein the laterally growing step comprises the step of laterally growing the underlying gallium nitride layer using metalorganic vapor phase epitaxy.
60. A method according to claim 58 wherein the laterally growing step comprises the step of laterally overgrowing the underlying gallium nitride layer.
61. A method according to claim 58 wherein the underlying gallium nitride layer includes a predetermined defect density, and wherein the laterally growing step comprises the step of:
laterally growing the underlying gallium nitride layer to thereby form a laterally grown gallium nitride semiconductor layer of lower defect density than the predetermined defect density.
62. A method according to claim 58 wherein the array of first regions and the array of second regions are arranged in a rectangle in the underlying gallium nitride layer, the rectangle having edges of predetermined lengths, and wherein a ratio of the of the predetermined lengths is proportional to a ratio of growth rates of a {11{overscore (2)}0} facet and a {1{overscore (1)}00} facet of the underlying gallium nitride layer during the growing step.
63. A method according to claim 61 wherein the predetermined defect density is at least 108cm−2and wherein the lower defect density is less than 108cm−2.
64. A method according to claim 61 wherein the lower defect density is at least four orders of magnitude lower than the predetermined defect density.
Patent Citations (54)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US4127792(A) | 1978-11-01 | Nakata | Applicant |
| US4522661(A) | 1985-06-01 | Morrison et al. | Applicant |
| US4651407(A) | 1987-03-01 | Bencuya | Applicant |
| US4865685(A) | 1989-09-01 | Palmour | Applicant |
| US4876210(A) | 1989-10-01 | Barnett et al. | Applicant |
| US4912064(A) | 1990-03-01 | Kong et al. | Applicant |
| US4946547(A) | 1990-08-01 | Palmour et al. | Applicant |
| US5122845(A) | 1992-06-01 | Manabe et al. | Applicant |
| US5156995(A) | 1992-10-01 | Fitzgerald, Jr. et al. | Applicant |
| USRE34861(E) | 1995-02-01 | Davis et al. | Applicant |
| US5389571(A) | 1995-02-01 | Takeuchi et al. | Applicant |
| US5397736(A) | 1995-03-01 | Bauser et al. | Applicant |
| US5549747(A) | 1996-08-01 | Bozler et al. | Applicant |
| US5710057(A) | 1998-01-01 | Kenney | Applicant |
| US5760426(A) | 1998-06-01 | Marx et al. | Applicant |
| US5786606(A) | 1998-07-01 | Nishio et al. | Applicant |
| US5815520(A) | 1998-09-01 | Furushima | Applicant |
| US5877070(A) | 1999-03-01 | Goesele et al. | Applicant |
| US5880485(A) | 1999-03-01 | Marx et al. | Applicant |
| US5912477(A) | 1999-06-01 | Negley | Applicant |
| US5915194(A) | 1999-06-01 | Powell et al. | Applicant |
| US6051849(A) | 2000-04-01 | Davis | Applicant |
| US6064078(A) | 2000-05-01 | Northrup et al. | Applicant |
| US6100104(A) | 2000-08-01 | Haerle | Applicant |
| US6100111(A) | 2000-08-01 | Konstantinov | Applicant |
| US6121121(A) | 2000-09-01 | Koide | Applicant |
| US6153010(A) | 2000-11-01 | Kiyoku et al. | Applicant |
| US6156584(A) | 2000-12-01 | Itoh et al. | Applicant |
| US6325850(B1) | 2001-12-01 | Beaumont et al. | Applicant |
| US2001/0009167(A1) | 2001-02-01 | Davis et al. | Examiner |
| CA2258080 | 1998-10-01 | Applicant | |
| EP551721 | 1993-07-01 | Applicant | |
| EP852416 | 1998-07-01 | Applicant | |
| EP942459 | 1999-09-01 | Applicant | |
| EP951055 | 1999-10-01 | Applicant | |
| JP3-132016 | 1991-06-01 | Applicant | |
| JP4-188678 | 1992-07-01 | Applicant | |
| JP5-7016 | 1993-01-01 | Applicant | |
| JP5-41536 | 1993-02-01 | Applicant | |
| JP8-18159 | 1996-01-01 | Applicant | |
| JP8-064791 | 1996-03-01 | Applicant | |
| JP8-116093 | 1996-05-01 | Applicant | |
| JP8-125251 | 1996-05-01 | Applicant | |
| JP8-153931 | 1996-06-01 | Applicant | |
| JP9-93315 | 1997-04-01 | Applicant | |
| JP9-174494 | 1997-06-01 | Applicant | |
| JP9-181071 | 1997-07-01 | Applicant | |
| JP9-201477 | 1997-07-01 | Applicant | |
| JP9-277448 | 1997-10-01 | Applicant | |
| JP9-290098 | 1997-10-01 | Applicant | |
| JP9-324997 | 1997-11-01 | Applicant | |
| JP11-145516 | 1999-05-01 | Applicant | |
| WO97/11518 | 1997-03-01 | Applicant | |
| WO98/47170 | 1998-10-01 | Applicant |
Non-Patent Literature (88)
- K. hiramatsu et al., “Growth mechanism of GaN growth on sapphire with AIN buffer Layer by MOVPE” Dec. 1991, Journal of Crystal Growth, vol. 115, pp. 628-633.Applicant
- U.S. patent application Ser. No. 09/031,843, Davis et al., filed Feb. 27, 1998.Applicant
- U.S. patent application Ser. No. 60/088,761, Linthicum et al., filed Jun. 10, 1998.Applicant
- U.S. patent application Ser. No. 09/327,136, Zheleva et al., filed Jun. 7, 1999.Applicant
- U.S. patent application Ser. No. 60/109,674, Linthicum et al., filed Nov. 24, 1998.Applicant
- U.S. patent application Ser. No. 60/109,860, Gehrke et al., filed Nov. 24, 1998.Applicant
- U.S. patent application Ser. No. 09/441,754, Linthicum et al., filed Nov. 17, 1999.Applicant
- U.S. patent application Ser. No. 09/198,784, Linthicum et al., filed Nov. 24, 1998.Applicant
- U.S. patent application Ser. No. 60/170,433, Gehrke et al., filed Dec. 13, 1999.Applicant
- U.S. patent application Ser. No. 09/468,995, Linthicum et al., filed Dec. 21, 1999.Applicant
- U.S. patent application Ser. No. 09/501,051, Linthicum et al., filed Feb. 9, 2000.Applicant
- U.S. patent application Ser. No. 09/512,242, Gehrke et al., filed Feb. 24, 2000.Applicant
- U.S. patent application Ser. No. 09/525,721, Davis et al., filed Mar. 14, 2000.Applicant
- U.S. patent application Ser. No. 09/441,753, Gehrke et al., filed Nov. 17, 1999.Applicant
- U.S. patent application Ser. No. 09/717,717, Linthicum et al., filed Nov. 21, 2000.Applicant
- U.S. patent application Ser. No. 09/736,569, Gehrke et al., filed Dec. 13, 2000.Applicant
- Honda et al., Selective Area Growth of GaN Microstructures on Patterned (111) and (001) Si Substrates, 4th European Workshop on GaN, Nottingham, UK, Jul. 2-5, 2000.Applicant
- Gallium Nitride-2000-Technology, Status, Applications, and Market Forecasts, Strategies Unlimited, Report SC-23 May 2000.Applicant
- International Search Report, PCT/US99/28056, Apr. 26, 2000.Applicant
- International Search Report, PCT/US99/27358, Apr. 28, 2000.Applicant
- Gehrke et al., Pendeo-Epitaxial Growth of Gallium Nitride on Silicon Substrates, Journal of Electronic Materials, vol. 29, No. 3, Mar. 2000, pp. 306-310.Applicant
- Gehrke et al., Pendeo-Epitaxy of Gallium Nitride and Aluminum Nitride Films and Heterostructures on Silicon Carbide Substrate, MRS Internet J. Semicond. Res. 4S1, G3.2, 1999, 6 pp.Applicant
- Thomson et al., Ranges of Deposition Temperatures Applicable for Metalorganic Vapor Phase Epitaxy of GaN Films Via the Technique of Pendeo-Epitaxy, MRS Internet J. Semicond. Res. 4S1, G3.37, 1999, 6 pp.Applicant
- International Search Report, PCT/US99/12967, Oct. 18, 1999.Applicant
- Chen et al., Dislocation Reduction in GaN Thin Films Via Lateral Overgrwoth From Trenches, Applied Physics Letters, vol. 75, No. 14, Oct. 4, 1999, pp. 2062-2063.Applicant
- International Search Report, PCT/US99/04346, Jun. 9, 1999.Applicant
- Linthicum et al., Pendeoepitaxy of Gallium Nitride Thin Films Applied Physics Letters, vol. 75, No. 2, Jul. 12, 1999, pp. 196-198.Applicant
- Nakamura, InGaN-Based Violet Laser Diodes, Semicond. Sci. Technol., 14, 1999, pp. R27-R40.Applicant
- Nakamura et al., Violet InGaN/GaN/AlGaN-Based Laser Diodes Operable at 50° C. With a Fundamental Transverse Mode, Jpn. J. Appl. Phys. vol. 38, Part 1, No. 3A, Mar. 1, 1999, pp. L226-L229.Applicant
- Leo Unmasked by Pendeo-Epitaxy, Compound Semiconductor, Mar. 1999, p. 16.Applicant
- Zheleva et al., Pendeo-Epitaxy: A New Approach for Lateral Growth of Gallium Nitride Films, Journal of Electronic Materials, vol. 28, No. 4, Feb. 1999, pp. L5-L8.Applicant
- Boo et al., Growth of Hexagonal GaN Thin Films on Si(111) with Cubic SiC Buffer Layers, Journal of Crystal Growth 189-190, 1998, pp. 183-188.Applicant
- Zheleva et al., Pendeo-Epitaxy-A New Approach for Lateral Growth of GaN Structures, MRS Internet Journal of Nitride Semiconductor Research, 1999, Online!, vol. 4S1, No. G3.38, Nov. 30, 1998-Dec. 4, 1998.Applicant
- Linthicum et al., Process Routes for Low-Defect Density GaN on Various Substrates Employing Pendeo-Epitaxial Growth Techniques, MRS Internet Journal of Nitride Semiconductor Research, Fall Meeting of the Materials Research Society, vol. 4S1, No. G4.9, Nov. 30, 1998-Dec. 4, 1998.Applicant
- Nakamura et al., InGaN/GaN/AlGaN-Based Laser Diodes Grown on GaN Substrates With a Fundamental Tranverse Mode, Jpn. J. Appl. Phys., vol. 37, Sep. 15, 1998, pp. L1020-L1022.Applicant
- Marchand et al., Microstructures of GaN Laterally Overgrown by Metalorganic Chemical Vapor Deposition, Applied Physics Letters, vol. 73, No. 6, Aug. 10, 1998, pp. 747-749.Applicant
- Sakai et al., Transmission Electron Microscopy of Defects in GaN Films Formed by Epitaxial Lateral Overgrowth, vol. 73, No. 4, Jul. 27, 1998, pp. 481-483.Applicant
- Nakamura et al., High-Power, Long-Lifetime InGaN/GaN/AlGaN-Based Laser Diodes Grown on Pure GaN Substrates, Jpn. J. Appl Phys., vol. 37, Mar. 15, 1998, pp. L309-L312.Applicant
- Nam et al., Lateral Epitaxial Overgrowth of GaN Films on SiO2 Areas Via Metalorganic Vapor Phase Epitaxy, Journal of Electronic Materials, vol. 27, No. 4, 1998, pp. 233-237.Applicant
- Wu et al., Growth and Characterization of SiC Films on Large-Area Si Wafers by APCVD-Temperature Dependence, Materials Science Forum, vols. 264-268, 1998, pp. 179-182.Applicant
- Nakamura, InGaN/GaN/AlGaN-Based Laser Diodes, Properties, Processing and Applications of Gallium Nitride and Related Semiconductors, EMIS Datareviews Series No. 23, 1998, pp. 587-595.Applicant
- Hiramatsu et al., Selective Area Growth and Epitaxial Lateral Overgrowth of GaN, Properties, Processing and Applications of Gallium Nitride and Related Semiconductors, EMIS Datareviews Series No. 23, 1998, pp. 440-446.Applicant
- Nakamura et al., InGaN/GaN/AlGaN-Based Laser Diodes With Modulation-Doped Strained-Layer Superlattices, Jpn. J. Appl. Phys., vol. 36, Dec. 1, 1997, pp. L1568-L1571.Applicant
- Sakai, Defect Structure in Selectively Grown GaN Films With Low Threading Dislocation Density, Appl. Phys. Lett., vol. 71, No. 16, Oct. 20, 1997, pp. 2259-2261.Applicant
- Kapolnek et al., “Anisotropic Epitaxial Lateral Growth in GaN Selective Area Epitaxy”, Appl. Phys. Lett. 71 (9), Sep. 1, 1997, pp. 1204-1206.Applicant
- Usui et al., “Thick GaN Epitaxial Growth With Low Dislocation Density by Hydride Vapor Phase Epitaxy”, Jpn. J. Appl. Phys., vol. 36, Part 2, No. 7B, Jul. 15, 1997, pp. 899-902.Applicant
- Nam et al., Lateral Epitaxy of Low Defect Density GaN Layers Via Organometallic Vapor Phase Epitaxy, Appl. Phys. Lett., vol. 71, No. 18, Nov. 3, 1997, pp. 2638-2640.Applicant
- Zheleva et al., Dislocation Density Reduction Via Lateral Epitaxy in Selectively Grown GaN Structures, Appl. Phys. Lett., vol. 71, No. 17, Oct. 27, 1997, pp. 2472-2474.Applicant
- Nam, et al., “Growth of GaN and Al0.2Ga0.8N on Patterened Substrates Via Organometallic Vapor Phase Epitaxy”, Jpn. J. Appl. Phys., vol. 36, Part 2, No. 5A, May 1, 1997, pp. 532-535.Applicant
- Nam et al., “Selective Growth of GaN and Al0.2Ga0.8N on GaN/AlN/6H-SiC(0001) Multilayer Substrates Via Organometallic Vapor Phase Epitaxy”, Proceedings MRS, Dec. 1996, 6 pp. 2264-2266.Applicant
- Steckl et al., SiC Rapid Thermal Corbonization of the (111)Si Semiconductor-on-Insulator Structure and Subsequent Metalorganic Chemical Vapor Deposition, Appl. Phys. Let., 69 (15), Oct. 7, 1996, pp. 2264-2266.Applicant
- Kapolnek et al., “Selective Area Epitaxy of GaN for Electron Field Emission Devices”, Journal of Crystal Growth, 5451, 1996, pp. 1-4.Applicant
- Weeks et al, “GaN Thin Films Deposited Via Organometallic Vapor Phase Epitaxy on α(6H)-SiC(0001) Using High-Temperature Monocrystalline AlN Buffer Layers”, Appl. Phys. Lett. 67 (3), Jul. 17, 1995, pp. 401-403.Applicant
- Doverspike et al., The Effect of GaN and AlN Buffer Layers on GaN Film Properties Grown on Both C-Plane and A-Plane Sapphire, Journal of Electronic Materials, vol. 24, No. 4, 1995, pp. 269-273.Applicant
- Kato et al., “Selective Growth of Wurtzite GaN and AlxGAl-xN on GaN/Sapphire Substrates by Metalorganic Vapor Phase Epitaxy”, Journal of Crystal Growth, 144, 1994, pp. 133-140.Applicant
- Kuznia et al., Influence of Buffer Layers on the Deposition of High Quality Single Crystal GaN Over Sapphire Substrates, J. Appl. Phys. vol. 73, No. 9, May 1, 1993, pp. 4700-4702.Applicant
- Gustafsson et al., Investigations of High Quality GexSil-x Grown by Heteroepitaxial Lateral Overgrowth Using Cathoduluminescence, Inst. Phys. Conf. Ser. No. 134: Section 11, Micros. Semicond. Mater. Conf., Oxford, Apr. 5-8, 1993, pp. 675-678.Applicant
- Watanabe et al., The Growth of Single Crystalline GaN on a Si Substrate Using AlN As An Intermediate Layer Journal of Crystal Growth, vol. 128, 1993, pp. 391-396.Applicant
- Yamaguchi et al, “Lateral Supply Mechanism in Selective Metalorganic Chemical Vapor Deposition”, Jpn. Appl. Phys., vol. 32 (1993), pp. 1523-1527.Applicant
- Nakamura, GaN Growth Using GaN Buffer Layer, Japanese Journal of Applied Physics, vol. 30, No. 10A, Oct. 1991, pp. L1705-L1707.Applicant
- Givargizov, Other Approaches to Oriented Crystallization on Amorphous Substrates, Chapter 4, Oriented Crystallization on Amorphous Substrates, Plenum Press, 1991, pp. 221-264.Applicant
- Akasaki et al., Effects of AlN Buffer Layer on Crystallographic Structure and on Electrical and Optical Properties of GaN and Gal-xAlxN(0<x≦0.4) Films Grown on Sapphire Substrate by MOVPE, Journal of Crystal Growth, vol. 98, 1989, pp. 209-219.Applicant
- Ujiie et al., Epitaxial Lateral Overgrowth of GaAs on a Si Substrate, Jpn. J. Appl. Phys., vol. 28, 1989, p. L337-L339.Applicant
- Chen et al., Silicon-on-Insulator: Why How, and When, AIP Conference Proceedings, vol. 167, No. 1, Sep. 15, 1998, pp. 310-319.Applicant
- Amano et al., Metalorganic Vapor Phase Eiptaxial Growth of a High Quality GaN Film Using an AlN Buffer Layer, Applied Physics Letters, vol. 48, No. 5, Feb. 3, 1986, pp. 353-355.Applicant
- Ishiwara et al., Lateral Solid Phase Epitaxy of Amorphous Si Films on Si Substrates With SiO2 Patterns, Applied Physics Letters, vol. 43, No. 11, Dec. 1, 1983, pp. 1028-1030.Applicant
- Yoshida et al., Improvements on the Electrical and Luminescent Properties of Reactive Molecular Beam Epitaxially Grown GaN Films by Using AlN-Coated Sapphire Substrates, Applied Physics Letters, vol. 42, No. 5, Mar. 1, 1983, pp. 427-429.Applicant
- Jastrzebski, SOI by CVD: Epitaxial Lateral Overgrowth (ELO) Process-Review, Journal of Crystal Growth, vol. 63, 1983, pp. 493-526.Applicant
- Rathman et al., Lateral Epitaxial Overgrowth of Silicon on SiO2, Journal of the Electrochemical Society, Oct. 1982, pp. 2303-2306.Applicant
- Shaw, Selective Epitaxial Deposition of Gallium Arsenide in Holes, Journal of the Electrochemical Society, Sep. 1966, pp. 904-908.Applicant
- Tausch, Jr. et al., A Novel Crystal Growth Phenomenon: Single Crystal GaAs Overgrowth Onto Silicon Dioxide, Journal of the Electrochemical Society, Jul. 1965, pp. 706-709.Applicant
- Joyce et al., Selective Epitaxial Deposition of Silicon, Nature, vol. 4840, Aug. 4, 1962, pp. 485-486.Applicant
- Naritsuka et al., Epitaxial Laterla Overgrowth of InP by Liquid Phase Epitaxy, Journal of Crystal Growth, vol. 146, 1995, pp. 314-318.Applicant
- Allegretti et al., In-situ Observation of GaAs Selective Epitaxy on GaAs (111)B Substrates, Journal of Crystal Growth, vol. 146, 1995, pp. 354-358.Applicant
- Allegretti et al., Periodic Supply Epitaxy: A New Approach for the Selective Area Growth of GaAs by Molecular Beam Epitaxy, Journal of Crystal Growth, vol. 156, 1995, pp. 1-10.Applicant
- Sakawa et al., Effect of Si Doping on Epitaxial Lateral Overgrowth of GaAs on GaAs-Coated Si Substrate, Japanese Journal of Applied Physics, Part 2, No. 3B, Mar. 15, 1992, pp. L359-L361.Applicant
- Kinoshita et al., Epitaxial Lateral Overgrowth of Si on Non-Planar Substrate, Journal of Crystal Growth, vol. 115, 1991, pp. 561-566.Applicant
- Zhang et al., Epitaxial Lateral Overgrowths of GaAs on (001) GaAs Substrates by LPE: Growth Behavior and Mechanism, Journal of Crystal Growth, vol. 99, 1990, pp. 292-296.Applicant
- Suzuki et al., Si LPE Lateral Overgrowth From a Ridge Seed, Japanese Journal of Applied Physics, vol. 29, No. 12, Dec., 1990, pp. 2685-2689.Applicant
- Zhang et al., LPE Lateral Overgrowth of GaP, Japanese Journal of Applied Physics, vol. 29,No. 3, Mar. 1990, pp. 545-550.Applicant
- Suzuki et al., Epitaxial Lateral Overgrowth of Si by LPE With Sn Solution and Its Orientation Dependence, Japanese Journal of Applied Physics, vol. 28, No. 3, Mar. 1989, pp. 440-445.Applicant
- Suzuki et al., The Sources of Atomic Steps in Epitaxial Lateral Overgrowth of Si, Journal of Crystal Growth, vol. 99, 1989, pp. 229-234.Applicant
- Nishinaga et al., Epitaxial Lateral Overgrowth of GaAs by LPE, Japanese Journal of Applied Physics, vol. 27, No. 6, Jun. 1988, pp. L964-L967.Applicant
- Mahajan et al., Principles of Growth and Processing of Semiconductors, WCB McGraw-Hill, 1999, pp. 268-275, 352-365.Applicant
- Molnar et al., Growth of Gallium Nitride by Hydride Vapor-Phase Epitaxy, Journal of Crystal Growth, vol. 178, 1997, pp. 147-156.Applicant
- Sugiura, Dislocation Motion in GaN Light-Emitting Devices and Its Effect on Device Lifetime, J. Appl. Physics, vol. 81, No. 4, Feb. 15, 1997, pp. 1633-1638.Applicant
- Tu et al., Electronic Thin Film Science, MacMillian Publishing Company, 1992, pp. 46-73, 184-187.Applicant
- Wolf et al., Silicon Processing for the VLSI Era, Vol. 1 Process Technology, Lattice Press, 1986, 36-44.Applicant