US 6,552,363 B2Grant
Polysilicon FET built on silicon carbide diode substrate
Issue Date:2003-04-22
•7 Claims
•2 Drawing Sheets
Abstract
A polysilicon FET is built atop a SiC diode to form a MOSgated device. The polysilicon FET includes an invertible layer of polysilicon atop the surface of a SiC diode which has spaced diode diffusions. A MOSgate is formed on the polysilicon layer and the energization of the gate causes an inversion channel in the invertible layer to form a majority carrier conduction path from a top source electrode to a bottom drain electrode. Forward voltage is blocked in part by the polysilicon FET and in larger part by the depletion of the silicon carbide area between the spaced diode diffusions.
Metadata
Assignee
- International Rectifier Corporation
Inventor
- Srikant Sridevan
Application Information
Application Number:US 09/955,655
Filing Date:2001-09-18
Priority Date:2001-09-18
Art Unit:7
Classifications
IPC:
H01L 310312
Field of Search:
257 77
Patent Drawings (2 sheets)
Description
Field of the Invention
[0002] This invention relates to MOSgated devices and more specifically relates to a polysilicon MOSgated device build on a silicon carbide (SiC) diode substrate.
Background of the Invention
[0003] Silicon carbide has many properties which are very desirable in MOS gated devices, for example, power JEFTs, MOSFETs, IGBTs, MOScontrolled thyristors and the like. For example, the very high band gap of SiC permits very high blocking voltage and its ability to operate at very high temperature permits the use of high current density. It is well known that single diffusions can be formed in an SiC substrate, but the diffusion time required is very long as compared to the time required to diffuse junctions into a monocrystalline silicon substrate. The formation of sequential diffused junctions of different conductivity types, as necessary for the formation of channel regions of one conductivity type and source regions of another type, are very difficult to form in an SiC substrate.
[0004] It would be very desirable to employ the desired characteristics of SiC for a MOSgated device without the need for the sequential formation of different conductivity type regions in the SiC substrate.
Brief Description of the Invention
[0005] In accordance with the present invention, a silicon FET (particularly polysilicon) is formed atop an SiC diode to define a MOSgated device with the desired thermal and voltage withstand characteristics of the SiC substrate, without requiring further diffusion into the SiC diode substrate. Thus, a lower polysilicon layer of the opposite conductivity type (which will contain the inversion region of the MOSgated device) to that of the substrate body is first deposited atop the surface of a SiC diode substrate having laterally spaced diode junctions diffused therein.
[0006] This layer is deposited undoped, and is implanted as with boron, to the desired resistivity. The top surface of this lower layer is then masked, and windows are formed to permit the implant of laterally spaced N+ source regions overlying the positions of the SiC diodes, and an N+ drain region located centrally between the SiC diode diffusions.
[0007] The top surface of the lower polysilicon layer is then oxidized to produce a silicon dioxide gate insulation layer having a thickness of, for example, 1000Å. A conductive polysilicon gate layer (an upper poly layer) is then grown atop the gate oxide layer and is covered with an interlayer oxide.
[0008] The interlayer is photolithographically processed to open windows to enable contact to the N+ source regions in the lower polysilicon layer and thus to the diode diffusions in the SiC. An inversion layer is formed in the lower undoped polysilicon layer between the N+ source and N+ drain regions and the gate oxide interface.
[0009] The forward blocking voltage is then supported primarily by the depletion of the SiC drain between the spaced diode junctions, and only a small portion of the voltage is held off by the polysilicon FET. The device conducts in the usual manner of a MOSFET.
Brief Description of the Drawings
[0010] FIG. 1 is a cross-section of a small portion of a silicon carbide wafer after spaced diode junctions are diffused thereon.
[0011] FIG. 2 shows the structure of FIG. 1 after the formation of a lower polycrystalline silicon layer on its top surface.
[0012] FIG. 3 shows the structure of FIG. 2 after the formation of the source and drain regions of a polysilicon MOSFET.
[0013] FIG. 4 shows the structure of FIG. 3 after the completion of the polysilicon MOSFET.
Detailed Description of the Drawings
[0014] Referring first to FIG. 1, there is shown a silicon carbide substrate 10 having an epitaxially deposited layer 11 thereon. Both are shown as N type for an N channel device, and would be P for a P channel device. Substrate 10 can have a thickness of about 200 microns and a resistivity of about 0.010 ohm cm. The epi layer 11 will have a thickness and resistivity related to the device blocking voltage. Thus, for a device with a forward blocking voltage of 600 volts, epi layer 11 will have a thickness of about 10 microns and a resistivity of about 1 ohm cm.
[0015] The surface of N− layer 11 is masked by a suitable photoresist 12 or other suitable mask such as an oxide which can withstand the high in-situ implant temperature which may be required to reduce damage and increase the dopant activation in the implant region which is photolithographically processed to define implant windows, shown partially as windows 13 and 14 in FIG. 1. The windows may be spaced stripes or may be polygonal in shape. Alternatively, they can extend around the device surface in “race track” form. The windows can also be the windows of a grid.
[0016] A plurality of spaced P type diode diffusions, for example, diffusions 16 and 17 are then formed in the SiC layer 11 as by an implant through windows 13 and 14 and a high temperature diffusion. Diffusions 16 and 17 may be about 1.5 microns deep and spaced by about 1.5 microns. They may form a grid or be otherwise connected at a plurality of locations, and, where spaced, are spaced by a given gap.
[0017] Thereafter and as shown in FIG. 2 a non-SiC MOSFET is built atop the surface of layer 11. Thus, in a preferred embodiment, a polysilicon layer 20 is first deposited atop layer 11 to a thickness, for example, of 1.0 microns. Layer 20 could be of any other material (non-SiC) such as epitaxially deposited monocrystaline silicon. Layer 20 is then implanted with boron to a resistivity of 0.01 to 1 ohm cm. This P− layer 20 is sometimes referred to as the lower polysilicon layer.
[0018] Thereafter, and as shown in FIG. 3, the top of layer 20 receives a photoresist 30 which is photolithographically processed to form windows 31, 32 and 33. A phosphorus or arsenic implant is then carried out followed by a diffusion to produce N+ source regions 40, 42 and N+ drain region 41, which contact P region 16, P region 17, and layer 11, respectively.
[0019] As next shown in FIG. 4, a gate oxide layer 50 is grown atop lower polysilicon layer 20 to a thickness, for example, of 1000Å. A second and conductive gate polysilicon layer 51 is deposited atop gate oxide 50 and, in a next mask step, windows 60, 61 are opened in layers 50 and 51. A low temperature oxide layer 69 is then grown over and around conductive gate 51, and is patterned, and a source electrode 70, for example, an aluminum electrode, is formed as by sputtering over the upper device surface and in contact with source regions 40, 42.
[0020] Thus, a polysilicon MOSFET (lateral conduction) has been formed atop the upper surface of SiC layer 11, consisting of source regions 42, and invertible P− channel regions 80 and 81 beneath gate oxide 50 and invertible by gate voltage applied to gate 51. A drain electrode 85 is applied to the bottom of substrates.
[0021] Note that the MOSFET can be formed in structures other than polysilicon, and can, for example, employ an epitaxially deposited layer of monocrystalline silicon in place of layer 20.
[0022] The device of FIG. 4 operates as follows: In the off state, with drain 85 positively biased, a reverse voltage appears across the P/N junction of the diffusions 16, 17 to N layer 11 and in the SiC. The P wells 16 and 17 are designed so that the space between them is depleted out at from about 10 to about 50 volts. The polysilicon MOSFET therefore need only support up to about 50 volts and the remainder of the forward blocking voltage is supported in the SiC layer 11.
[0023] In the on state, when the conductive gate 51 is positively biased with reference to the source 70 an inversion region is formed in the polysilicon regions 80, 81 below the gate 51. Current flows in this region and enters the SiC layer 11 in between the adjacent wells 16, 17 from the region 41 in the polysilicon layer 20 that is doped N+-type. This N+ region 41 permits current to flow from the poly layer 20 to the SiC layer 11, acting as a contact to the SiC layer 11. The current then flows to the bottom drain electrode 85.
[0024] The direction of current flow is reversed if all conductivity regions are reversed.
[0025] Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art. It is preferred, therefore, that the present invention be limited not by the specific disclosure herein.
Claims
What is claimed is:
1. A MOSgated device comprising a SiC substrate of one of the conductivity types and having top and bottom parallel surfaces; at least first and second spaced diffusions of the other conductivity type formed into said top surface; a first silicon layer disposed atop said top surface and having laterally spaced source and drain regions of said one conductivity type; said source regions disposed in contact with respective ones of said first and second spaced diffusions, and said drain region disposed at a location laterally between said first and second spaced diffusions and in contact with said SiC substrate; and a gate insulation layer disposed above at least the space between spaced source and drain regions of first silicon layer and a conductive gate layer disposed above said gate insulation layer.
2. The device of claim 1, which further includes a gate electrode connected to said conductive polysilicon gate layer, and a drain electrode connection to said SiC substrate.
3. The device of claim 1, wherein said one of the conductivity types is N.
4. The device of claim 2, wherein the space between said first and second spaced diffusions is dimensioned to be depleted during the application of full forward blocking voltage to said device.
5. The device of claim 4, wherein said one of the conductivity types is N.
6. The device of claim 1, wherein said gate insulation layer is silicon dioxide and said first silicon layer and said conductive gate layer are each polysilicon.
7. The device of claim 5, wherein said gate insulation layer is silicon dioxide and said first silicon layer and said conductive gate layer are each polysilicon.
Patent Citations (11)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US4947218(A) | 1990-08-01 | Edmond et al. | Applicant |
| US5170231(A) | 1992-12-01 | Fuji et al. | Applicant |
| US5216264(A) | 1993-06-01 | Fuji et al. | Applicant |
| US5399883(A) | 1995-03-01 | Baliga | Applicant |
| US5449925(A) | 1995-09-01 | Baliga et al. | Applicant |
| US5895939(A) | 1999-04-01 | Ueno | Applicant |
| US5917203(A) | 1999-06-01 | Bhatnagar et al. | Applicant |
| US6096607(A) | 2000-08-01 | Ueno | Examiner |
| US6221700(B1) | 2001-04-01 | Okuno et al. | Examiner |
| US6303947(B1) | 2001-10-01 | Ueno | Examiner |
| JP10-308510 | 1998-11-01 | Examiner |