US 6,528,422 B1Grant
Method to modify 0.25μm 1T-RAM by extra resist protect oxide (RPO) blocking
Issue Date:2003-03-04
•28 Claims
•3 Drawing Sheets
Abstract
A method to fabricate a 1T-RAM device, comprising the following steps. A semiconductor substrate having an access transistor area and an exposed bottom plate within a capacitor area proximate the access transistor area is provided. A gate with an underlying gate dielectric layer within the access transistor area are formed. The gate and underlying gate dielectric layer having sidewall spacers formed over their respective exposed side walls. A top plate with an underlying capacitor layer over the bottom plate within the capacitor area are formed. The top plate and underlying capacitor layer having sidewall spacers formed over their respective exposed side walls. A patterned resist protect oxide (RPO) layer is formed over at least the drain of the structure not to be silicided. Metal silicide portions are formed over the structure not protected by the RPO layer.
Metadata
Assignee
- Taiwan Semiconductor Manufacturing Company
Inventors
- Ching-Kwun Huang
- Chih-Chang Chen
- Hsien-Chih Peng
- Pin-Shyne Chin
Application Information
Application Number:US 09/808,924
Filing Date:2001-03-16
Priority Date:2001-03-16
Art Unit:7
Classifications
IPC:
H01L 2144
Field of Search:
438683438684438655438656438241438669
Patent Drawings (3 sheets)
Description
Field of the Invention
[0002] The present invention relates generally to semiconductor memory devices and more specifically to methods to improve 1T-RAM 0.25 μm logic-based DRAM.
Background of the Invention
[0003] 1T-RAM is a logic-based DRAM that easily fails due to high junction leakage current created by the logic process. In the current process, resist protect oxide (RPO) is used where it is desired that silicidation not take place, for example ESD device or non-silicide resistor.
[0004] U.S. Pat. No. 6,015,730 to Wang et al. and U.S. Pat. No. 5,863,820 to Huang each describe salicide processes with a resist protect oxide (RPO) protective step.
[0005] U.S. Pat. No. 6,048,738 to Hsu et al. describes a process for fabricating a 1T ferroelectric random access memory (FRAM) for a VLSI RAM array.
[0006] U.S. Pat. No. 6,091,106 to Park describes an SRAM process forming a transistor structure having a grooved gate.
[0007] U.S. Pat. No. 5,918,148 to Sato describes a 1T SRAM process wherein the reduction in product quality and yield due to the partial reduction in restoring level, a lag of timing, can be avoided.
[0008] U.S. Pat. No. 5,434,438 to Kuo describes a 1T and one capacitor memory device.
Summary of the Invention
[0009] Accordingly, it is an object of the present invention to provide an RPO method to reduce junction leakage of 1T-RAM logic base DRAM.
[0010] Other objects will appear hereinafter.
[0011] It has now been discovered that the above and other objects of the present invention may be accomplished in the following manner. Specifically, a semiconductor substrate having an access transistor area and an exposed bottom plate within a capacitor area proximate the access transistor area is provided. A gate with an underlying gate dielectric layer within the access transistor area are formed. The gate and underlying gate dielectric layer having sidewall spacers formed over their respective exposed side walls. A top plate with an underlying capacitor layer over the bottom plate within the capacitor area are formed. The top plate and underlying capacitor layer having sidewall spacers formed over their respective exposed side walls. A patterned resist protect oxide (RPO) layer is formed over at least the drain of the structure not to be silicided. Metal silicide portions are formed over the structure not protected by the RPO layer.
Brief Description of the Drawings
[0012] The present invention will be more clearly understood from the following description taken in conjunction with the accompanying drawings in which like reference numerals designate similar or corresponding elements, regions and portions and in which:
[0013] FIGS. 1 to 7 illustrate a preferred embodiment of the present invention.
Detailed Description of the Preferred Embodiment
[0014] Based upon failure mode and current analysis data, the inventors believe leakage is the root cause of SRAM failure (random single bit (RSB) SRAM failure mode). Two likely leakage paths are suggested:
[0015] (1) junction leakage—salicide formation problem is suspected; by WAT mapping of edge worse with salicide formation;
[0016] DRAM cell leaky junction using logic process is suspected; and
[0017] (2) leakage near STI—although this theory must be verified.
[0018] The inventors have discovered that by creating an extra resist protect oxide (RPO) block to prevent salicide formation at selected locations, leakage caused by salicide is thus suppressed.
[0019] Unless otherwise specified, all structures, layers, steps, methods, etc. may be formed or accomplished by conventional steps or methods known in the prior art.
[0020] As shown in FIG. 1 semiconductor substrate 10 includes an access transistor area 50, and a capacitor area 40 within which is bottom plate 12 for a capacitor. Semiconductor substrate 10 is preferably comprised of silicon. Bottom plate 12 is preferably comprised of silicon. Actually, no special layer formation is necessary for layer 12. It should only work by general device operation. That is, an inversion layer is formed when Vg>VTis applied.
[0021] As shown in FIG. 2, dielectric layer 14 is formed over semiconductor substrate 10 and bottom plate 12 to a thickness of preferably from about 10 to 70 Å and more preferably from about 15 to 65 Å. Dielectric layer 14 is preferably comprised of silicon nitride or gate oxide and is preferably comprised of gate oxide.
[0022] Conductive layer 16 is then formed over dielectric layer 14 to a thickness of preferably from about 1000 to 3000 Å and more preferably from about 1200 to 2800 Å. Conductive layer 16 is preferably comprised of polysilicon.
[0023] As shown in FIG. 3, conductive layer 16 and dielectric layer 14 are patterned to form, for example: gate 16′ over gate dielectric layer 14′ of an access transistor within access transistor area 50; and top plate 16″ over capacitor layer 14″ (which is in turn over bottom plate 12) of a capacitor within capacitor area 40.
[0024] As shown in FIG. 4, access transistor LDD implants 18 are formed within semiconductor substrate 10 adjacent gate 16′/gate dielectric layer 14′ and capacitor LDD implants 22 are formed within semiconductor substrate 10 adjacent top plate 16″/capacitor layer 14″/bottom plate 12. LDD implants 18 and LDD implants 22 are the same LDD implant.
[0025] Access transistor sidewall spacers 26, 26′ are formed upon the exposed side walls of gate 16′/gate dielectric layer 14′, and capacitor sidewall spacers 28, 28′ are formed upon the exposed side walls of top plate 16″/capacitor layer 14″; Access transistor sidewall spacers 26, 26′ and capacitor sidewall spacers 28, 28′ are preferably from about 500 to 2000 Å wide and are more preferably from about 550 to 1950 Å wide.
[0026] Access transistor high density implants 20 are formed within semiconductor substrate 10 adjacent gate adjacent access transistor LDD implants 18 and high density implants 24 are formed within semiconductor substrate 10 adjacent capacitor LDD implants 22. High density implants 20 and high density implants 24 are the same source/drain implant.
[0027] Formation of RPO Protective Portion 32
[0028] As shown in FIG. 5, RPO layer 30 is formed over the structure of FIG. 4 to a thickness of preferably from about 100 to 500 Å and more preferably from about 150 to 450 Å.
[0029] In a key step of the invention, and as shown in FIG. 6, RPO layer 30 is patterned to leave RPO protective portion 32 over semiconductor substrate 10 over at least the drain, i.e. between access transistor 52 and capacitor 42 and generally over the respective facing sidewall spacers (in this example access transistor sidewall spacer 26′ and capacitor sidewall spacer 28). RPO protective portion 32 has a thickness of preferably from about 100 to 500 Å and more preferably from about 150 to 450 Å.
[0030] It is understood that RPO protective portion 32 may be also formed in another location which is to be protected from a silicide formation reaction between metal layer 34 and underlying contacted silicon/polysilicon during a subsequent rapid thermal anneal (RTA), for example. The key of the invention is to add RPO layout on MoSys 1T-SRAM, where there is no RPO blocking on original/prior art MoSys 1T-SRAM IP. RPO protective portion may be formed anywhere the design calls for, but here in 1T-SRAM it provides a leakage prevention and makes the 1T-SRAM properly work. RPO may be formed at other locations, but the key is to add RPO blocking portion 32 inside the 1T-SRAM as shown in FIG. 6.
[0031] Formation of Metal Silicide Portions 36, 38, 41, 48
[0032] As shown in FIG. 6, metal layer 34 is formed over the structure and over RPO protective portion 32 to a thickness of preferably from about 100 to 800 Å and more preferably from about 150 to 750 Å. Metal layer is preferably comprised of nickel (Ni), cobalt (Co) or titanium (Ti) and is more preferably comprised of titanium.
[0033] As shown in FIG. 7, a first rapid thermal anneal (RTA) process is then performed to form metal silicide portions 36, 38, 41, 42 over silicon/polysilicon other than where RPO protective portion 32 separates metal layer 34 from otherwise exposed silicon/polysilicon. Where metal layer 34 is titanium, the metal silicide portions 36, 38, 41, 42 are comprised of TiSix.
[0034] A selective etch of TiSixis then performed leaving TiSixportions 36, 38, 41, 48, the unreacted Ti is removed from, inter alia, over RPO portion 32 and a second PTA is performed to complete formation of access transistor 52 and capacitor 42 of a 1T-RAM logic base DRAM.
[0035] In tests conducted by the inventors, it was found that by using the method of the present invention wafer yields were increased from about 10% to up to about 86%. It is noted that different products may vary as to the wafer yield increase.
[0036] Advantages of the Present Invention
[0037] The advantages of the present invention include:
[0038] 1) junction leakage is reduced in 1T-RAM logic base DRAM; and
[0039] 2) yields are increased from about 10% to about 86%.
[0040] While particular embodiments of the present invention have been illustrated and described, it is not intended to limit the invention, except as defined by the following claims.
Claims
We claim:
1. A method to fabricate a 1T-RAM device, comprising the steps of:
providing a semiconductor substrate having an access transistor area and an exposed bottom plate within a capacitor area proximate the access transistor area;
forming a gate with an underlying gate dielectric layer within the access transistor area; the gate and underlying gate dielectric layer having sidewall spacers formed over their respective exposed side walls;
forming a top plate with an underlying capacitor layer over the bottom plate within the capacitor area; the top plate and underlying capacitor layer having sidewall spacers formed over their respective exposed side walls;
forming a patterned resist protect oxide (RPO) layer over at least the drain of the structure not to be silicided; wherein the patterned resist protect oxide (RPO) layer is formed at least over the semiconductor substrate between the access transistor area and the capacitor area and over the gate/gate dielectric layer sidewall spacer adjacent the capacitor area and over the top plate/capacitor layer sidewall spacer adjacent the access transistor area; and
forming metal silicide portions over the structure not protected by the RPO layer; whereby metal silicide is not formed at least over the semiconductor substrate between the access transistor area and the capacitor area.
2. The method of claims 1, wherein the formation of the metal silicide portions are formed by:
forming a metal layer over the structure; and
subjecting the structure to a rapid thermal anneal (RTA).
3. The method of claim 1, wherein the formation of the metal silicide portions are formed by:
forming a metal layer over the structure;
subjecting the structure to a first rapid thermal anneal (RTA);
selectively etching the metal silicide formed; and
subjecting the structure to a second rapid thermal anneal (RTA).
4. The method of claim 1, including the steps of:
forming access transistor LDD implants adjacent the gate/gate dielectric layer and capacitor LDD implants adjacent the top plate/capacitor layer; and
forming access transistor high density implants adjacent the access transistor LDD implants and capacitor high density implants adjacent the capacitor LDD implants.
5. The method of claim 1, wherein the gate and top plate each have a thickness of from about 1000 to 3000 Å; the gate dielectric layer and the capacitor layer each have a thickness of from about 10 to 70 Å; the gate/gate dielectric layer sidewall spacers are from about 500 to 2000 Å wide; and the top plate/capacitor layer sidewall spacers are from about 500 to 2000 Å wide.
6. The method of claim 1, wherein the gate and top plate each have a thickness of from about 1200 to 2800 Å; the gate dielectric layer and the capacitor layer each have a thickness of from about 15 to 65 Å; the gate/gate dielectric layer sidewall spacers are from about 550 to 1950 Å wide; and the top plate/capacitor layer sidewall spacers are from about 550 to 1950 Å wide.
7. The method of claim 1, wherein the patterned resist protect oxide (RPO) layer has a thickness of from about 100 to 500 Å; and the metal silicide portions have a thickness of from about 100 to 800 Å.
8. The method of claim 1, wherein the patterned resist protect oxide (RPO) layer has a thickness of from about 150 to 450 Å; and the metal silicide portions have a thickness of from about 150 to 750 Å.
9. The method of claim 1, wherein the gate dielectric layer and the capacitor layer are each comprised of gate oxide; the gate and the top plate are each comprised of polysilicon; and the metal silicide portions are comprised of a metal silicide selected from the group consisting of NiSix, CoSixand TiSix.
10. The method of claim 1, wherein the gate dielectric layer and the capacitor layer are each comprised of gate oxide; the gate and the top plate are each comprised of polysilicon; and the metal silicide portions are comprised of TiSix.
11. A method to fabricate a 1T-RAM device, comprising the steps of:
providing a semiconductor substrate having an access transistor area and an exposed bottom plate within a capacitor area proximate the access transistor area;
forming a gate with an underlying gate dielectric layer within the access transistor area; the gate and underlying gate dielectric layer having sidewall spacers formed over their respective exposed side walls;
forming a top plate with an underlying capacitor layer over the bottom plate within the capacitor area; the top plate and underlying capacitor layer having sidewall spacers formed over their respective exposed side walls;
forming a patterned resist protect oxide (RPO) layer over at least the drain of the structure not to be silicided; wherein the patterned resist protect oxide (RPO) layer is formed at least over the semiconductor substrate between the access transistor area and the capacitor area and over the gate/gate dielectric layer sidewall spacer adjacent the capacitor area and over the top plate/capacitor layer sidewall spacer adjacent the access transistor area;
forming a metal layer over the structure and over RPO layer; and
rapid thermal annealing the structure to form metal silicide portions over the structure not protected by the RPO layer; whereby metal silicide is not formed at least over the semiconductor substrate between the access transistor area and the capacitor area.
12. The method of claim 11, including the steps of:
forming access transistor LDD implants adjacent the gate/gate dielectric layer and capacitor LDD implants adjacent the top plate/capacitor layer; and
forming access transistor high density implants adjacent the access transistor LDD implants and capacitor high density implants adjacent the capacitor LDD implants.
13. The method of claim 11, wherein the gate and top plate each have a thickness of from about 1000 to 3000 Å; the gate dielectric layer and the capacitor layer each have a thickness of from about 10 to 70 Å; the gate/gate dielectric layer sidewall spacers are from about 500 to 2000 Å wide; and the top plate /capacitor layer sidewall spacers are from about 500 to 2000 Å wide.
14. The method of claim 11, wherein the gate and top plate each have a thickness of from about 1200 to 2800 Å; the gate dielectric layer and the capacitor layer each have a thickness of from about 15 to 65 Å; the gate/gate dielectric layer sidewall spacers are from about 550 to 1950 Å wide; and the top plate/capacitor layer sidewall spacers are from about 550 to 1950 Å wide.
15. The method of claim 11, wherein the patterned resist protect oxide (RPO) layer has a thickness of from about 100 to 500 Å; and the metal silicide portions have a thickness of from about 100 to 800 Å.
16. The method of claim 11, wherein the patterned resist protect oxide (RPO) layer has a thickness of from about 150 to 450 Å; and the metal silicide portions have a thickness of from about 100 to 750 Å.
17. The method of claim 11, wherein the gate dielectric layer and the capacitor layer are each comprised of gate oxide; the gate and the top plate are each comprised of polysilicon; and the metal silicide portions are comprised of a metal silicide selected from the group consisting of CoSix, NiSixand TiSix.
18. The method of claim 11, wherein the gate dielectric layer and the capacitor layer are each comprised of gate oxide; the gate and the top plate are each comprised of polysilicon; and the metal silicide portions are comprised of TiSix.
19. A method to fabricate a 1T-RAM device, comprising the steps of:
providing a semiconductor substrate having an access transistor area and an exposed bottom plate within a capacitor area proximate the access transistor area;
forming a gate with an underlying gate dielectric layer within the access transistor area; the gate and underlying gate dielectric layer having sidewall spacers formed over their respective exposed side walls; the gate being comprised of polysilicon; the gate dielectric layer being comprised of gate oxide;
forming a top plate with an underlying capacitor layer over the bottom plate within the capacitor area; the top plate and underlying capacitor layer having sidewall spacers formed over their respective exposed side walls; the top plate being comprised of polysilicon; the capacitor layer being comprised of gate oxide;
forming a patterned resist protect oxide (RPO) layer over at least the drain of the structure not to be silicided; wherein the patterned resist protect oxide (RPO) layer is formed at least over the semiconductor substrate between the access transistor area and the capacitor area and over the gate/gate dielectric layer sidewall spacer adjacent the capacitor area and over the top plate/capacitor layer sidewall spacer adjacent the access transistor area; and
forming metal silicide portions over the structure not protected by the RPO layer; whereby metal silicide is not formed at least over the semiconductor substrate between the access transistor area and the capacitor area.
20. The method of claim 19, wherein the formation of the metal silicide portions are formed by:
forming a metal layer over the structure; and
subjecting the structure to a rapid thermal anneal (RTA).
21. The method of claim 19, wherein the formation of the metal silicide portions are formed by:
forming a metal layer over the structure;
subjecting the structure to a first rapid thermal anneal (RTA);
selectively etching the metal silicide formed; and
subjecting the structure to a second rapid thermal anneal (RTA).
22. The method of claim 19, including the steps of:
forming access transistor LDD implants adjacent the gate/gate dielectric layer and capacitor LDD implants adjacent the top plate/capacitor layer; and
forming access transistor high density implants adjacent the access transistor LDD implants and capacitor high density implants adjacent the capacitor LDD implants.
23. The method of claim 19, wherein the gate and top plate each have a thickness of from about 1000 to 3000 Å; the gate dielectric layer and the capacitor layer each have a thickness of from about 10 to 70 Å; the gate/gate dielectric layer sidewall spacers are from about 500 to 2000 Å wide; and the top plate/capacitor layer sidewall spacers are from about 500 to 2000 Å wide.
24. The method of claim 19, wherein the gate and top plate each have a thickness of from about 1200 to 2800 Å; the gate dielectric layer and the capacitor layer each have a thickness of from about 15 to 65 Å; the gate/gate dielectric layer sidewall spacers are from about 550 to 1950 Å wide; and the top plate/capacitor layer sidewall spacers are from about 550 to 1950 Å wide.
25. The method of claim 19, wherein the patterned resist protect oxide (RPO) layer has a thickness of from about 100 to 500 Å; and the metal silicide portions have a thickness of from about 100 to 800 Å.
26. The method of claim 19, wherein the patterned resist protect oxide (RPO) layer has a thickness of from about 150 to 450 Å; and the metal silicide portions have a thickness of from about 150 to 750 Å.
27. The method of claim 19, wherein the metal silicide portions are comprised of a metal silicide selected from the group consisting of NiSix, and CoSixand TiSix.
28. The method of claim 19, wherein the metal silicide portions are comprised of TiSix.
Patent Citations (14)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US5434438(A) | 1995-07-01 | Kuo | Applicant |
| US5863820(A) | 1999-01-01 | Huang | Applicant |
| US5918148(A) | 1999-06-01 | Sato | Applicant |
| US5998252(A) | 1999-12-01 | Huang | Examiner |
| US6004843(A) | 1999-12-01 | Huang | Examiner |
| US6015730(A) | 2000-01-01 | Wang et al. | Applicant |
| US6048738(A) | 2000-04-01 | Hsu et al. | Applicant |
| US6074915(A) | 2000-06-01 | Chen et al. | Examiner |
| US6091106(A) | 2000-07-01 | Park | Applicant |
| US6093593(A) | 2000-07-01 | Jang | Examiner |
| US6187655(B1) | 2001-02-01 | Wang et al. | Examiner |
| US6194258(B1) | 2001-02-01 | Wuu | Examiner |
| US6319784(B1) | 2001-11-01 | Yu et al. | Examiner |
| US6350636(B1) | 2002-02-01 | Lee et al. | Examiner |