US 6,519,822 B1Grant
Method for producing an electronic component
Issue Date:2003-02-18
•5 Claims
•2 Drawing Sheets
Abstract
A method for producing an electronic component includes placing an enclosed frame on a baseplate. A chip is provided to be fitted within the frame, forming a first given space between the chip and the baseplate and forming a second given space between the chip and the frame. The first given space is enclosed in a hermetically sealed manner by pressing a film onto the chip, except on a surface of the chip facing the baseplate, such that the film surrounds the chip and at least reaches the surface of the baseplate. The second given space is filled with a casting compound. The film is then removed at surface regions of the film being free of the casting compound. Finally, a cover composed of an electrically conductive material is applied on the chip, the casting compound and the frame.
Metadata
Assignee
- EPCOS AG
Inventors
- Alois Stelzl
- Hans Krüger
Application Information
Application Number:US 09/699,321
Filing Date:2000-10-30
Priority Date:1998-04-27
Art Unit:7
Classifications
IPC:
H04R 1700
Field of Search:
29 2535298322984129855298562642721126427216216 2216 17216 27216 49216 51
Patent Drawings (2 sheets)
Description
Cross-Reference to Related Application
[0002] This application is a continuation of copending International Application No. PCT/DE99/00895, filed Mar. 25, 2000, which designated the United States.
Background of the Invention
[0003] 1. Field of the Invention
[0004] The invention relates to an electronic component and to a method of producing such a component. In particular, the invention relates to a surface acoustic wave component (SAW component) which operates with surface acoustic waves.
[0005] The SAW component has a chip with a piezoelectric substrate, with electrically conductive structures, such as interdigital transducers, interconnects and the like, provided on the chip. The SAW component further has a baseplate with external connecting elements which make contact with the electrically conductive structures on the chip, and a hermetically sealed frame, which is provided on the baseplate and within which the chip is disposed, such that the chip is disposed at a distance from the frame.
[0006] Such components generally have a high level of miniaturization and have a protective film, which provides excellent protection against physical and chemical environmental influences. However, such components require a complicated and expensive manufacturing process.
Summary of the Invention
[0007] It is accordingly an object of the invention to provide an electronic component, in particular an SAW component, which overcomes the above-mentioned disadvantages of the heretofore-known components of this general type and which can be further miniaturized and which can be manufactured with a simple process at low costs. It is a further object of the invention to provide a method of producing an electronic component, such as an SAW component, which is less complex than conventional methods, while at the same time reduces the production costs.
[0008] With the foregoing and other objects in view there is provided, in accordance with the invention, an electronic component, including:
[0009] a baseplate having external connecting elements;
[0010] a chip disposed on the baseplate such that a first given space is defined between the chip and the baseplate;
[0011] the chip including a piezoelectric substrate;
[0012] electrically conductive structures being provided on the chip;
[0013] the external connecting elements electrically contacting the electrically conductive structures on the chip;
[0014] a solder frame disposed directly on the baseplate;
[0015] the chip being disposed, in accordance with a flip-chip technique, within the solder frame and spaced at a distance from the solder frame;
[0016] a film enclosing and sealing off the first given space between the chip and the baseplate, the film extending to the baseplate and defining a second given space between the solder frame and the film;
[0017] a casting compound filling the second given space between the film and the solder frame;
[0018] a cover formed of an electrically conductive material and having an edge region, the cover being applied over the chip, the casting compound and the solder frame; and
[0019] the edge region of the cover resting on the baseplate and forming a seal.
[0020] In other words, in order to achieve the object of the invention, it is suggested that the space between the chip and the baseplate is surrounded by a film, for example a plastic film, which forms a seal; that the space between the frame and the film is filled with the film and/or with a casting compound, for example epoxy resin; and that the chip together with the casting compound and the frame is protected by a cover composed of electrically conductive material, for example a copper nickel alloy, whose edge region rests on the baseplate, such that it forms a seal.
[0021] In accordance with another feature of the invention, wall surfaces and bottom surfaces bound a given space between the solder frame, the baseplate and the chip; and the film covers the wall surfaces and the bottom surfaces.
[0022] In accordance with yet another feature of the invention, a solderable layer is applied to the baseplate; and the solder frame is composed of a solderable material and is soldered to the solderable layer.
[0023] In accordance with a further feature of the invention, the cover is composed of a copper nickel alloy.
[0024] In accordance with yet a further feature of the invention, the casting compound is an epoxy resin.
[0025] In accordance with another feature of the invention, the film is a plastic film.
[0026] With the objects of the invention in view there is also provided, a method for producing an electronic component, which includes the steps of:
[0027] providing a chip fitted within a frame on a baseplate;
[0028] enclosing a first given space between the chip and the baseplate in a hermetically sealed manner by pressing a film onto the chip, except on a side surface of the chip facing the baseplate, such that the film extends at least as far as the baseplate;
[0029] filling a second given space between the frame and the film with a casting compound;
[0030] removing the film at surface regions of the film being free of the casting compound; and
[0031] applying a cover composed of an electrically conductive material on the chip, the casting compound and the frame.
[0032] In other words, the method according to the invention proposes that the chip—except for the side surface facing the baseplate—has a film, which extends down at least as far as the baseplate, pressed around it, that the space between the frame and the film is filled with a casting compound, that the film is removed in its surface regions which are free of casting compound, for example by a plasma etching and that a covering composed of electrically conductive material is applied on the chip and on the casting compound.
[0033] In accordance with another mode of the invention, the enclosing step includes cladding, with the film, wall surfaces and top surfaces bounding a given space between the frame, the baseplate and the chip.
[0034] In accordance with yet another mode of the invention, the removing step is performed with a plasma etching process.
[0035] In accordance with a further mode of the invention, the applying step includes applying, as the cover, a protective cap composed of a copper nickel alloy.
[0036] In accordance with yet a further mode of the invention, a large-area baseplate, which has a plurality of chips disposed thereon in rows, is used.
[0037] Dispensing with the protective film considerably reduces costs, and reduces the dimensions of the components. In addition, the component according to the invention is distinguished by its increased reliability since, when it is being soldered onto the baseplate, which is done using flip-chip technology, there is no risk that solder balls or bumps, which are liquid in this state, will flow into free spaces or gaps, which are present during a so-called underfilling of the component with casting compound, for example epoxy resin. Such a risk also does not exist when the component is being soldered into the respective customer circuit.
[0038] Other features which are considered as characteristic for the invention are set forth in the appended claims.
[0039] Although the invention is illustrated and described herein as embodied in an electronic component and a method of producing the electronic component, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.
[0040] The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings.
Brief Description of the Drawings
[0041] FIGS. 1 to 3 are schematic sectional views of the electronic component according to the invention at different stages during its production.
Description of the Preferred Embodiments
[0042] In order to better explain the invention, reference is made to Published, Non-Prosecuted German Patent Application DE 198 06 550 A1, which proposes, for an electronic component of the type mentioned above, that a structured protective film, also referred to as PROTEC by the applicant, is applied to the chip surface on which the electrically conductive structures are located. The protective film has electrical contact elements on its surface facing away from the piezoelectric substrate. The contact elements are connected both, via through-contacts in the protective film and/or via solder balls or bumps to the electrically conductive structures on the chip and to the external connecting elements on the baseplate.
[0043] For manufacturing the components as a mass-produced product, a substrate plate, in particular a ceramic plate, is provided, which can be separated into baseplates 3, is fitted with conductor tracks and is fitted with frames 4, which are provided in rows on the substrate plate. The frames are so-called solder frames, which are each intrinsically closed and within which, at a distance from the frames, the electrically conductive structures on chips 2 are in each case soldered onto corresponding conductor tracks on the baseplate using a flip-chip technology.
[0044] In a first step according to the invention, the chips 2, which have been soldered on in this way, have—except for the side surface facing the baseplate 3—a plastic film 5, or a metal or composite sheet, pressed around them, which extends at least as far as the baseplate 3. However, in this case—as the figures show—the film 5 is preferably provided over the entire surface of the baseplate 3 and of the solder frame 4 in the space between the solder frame 4 and the chip 2. It is possible, if this is advantageous for production reasons, for the film 5 to completely enclose the solder frame 4 as well, and for its ends to rest on the baseplate 3.
[0045] In a further method step, the space between the solder frame 4 and the film 5 is filled, as far as necessary, with a casting compound 6, in particular epoxy resin, the film 5 is then removed by plasma etching in its surface regions which are free of casting compound and, finally, a covering 7 which acts as a protective cap and is composed of electrically conductive material is applied to the chip 2, the casting compound 6 and the frame 4. By way of example, a covering 7 composed of a copper nickel alloy is suitable for this purpose, whose edge region 8 is soldered in a hermetically sealing manner, for example to a layer which is deposited by sputtering on the baseplate 3 and in consequence can be soldered.
[0046] FIGS. 1 to 3 show the individual manufacturing steps on the basis of just one SAW component. As is normal in mass production and has already been mentioned, the manufacturing process is based on relatively large-area baseplates or blanks with a large number of chips which are provided in rows and are each surrounded by frames, in particular solder frames.
Claims
We claim:
1. A method for producing an electronic component, the method which comprises:
disposing an enclosed frame on a baseplate;
providing a chip fitted within the frame, forming a first given space between the chip and the baseplate and forming a second given space between the chip and the frame;
enclosing the first given space in a hermetically sealed manner by pressing a film onto the chip, except on a surface of the chip facing the baseplate, such that the film surrounds the chip and at least reaches the surface of the baseplate;
filling the second given space with a casting compound;
removing the film at surface regions of the film being free of the casting compound; and
applying a cover composed of an electrically conductive material on the chip, the casting compound and the frame.
2. The method according to claim 1, wherein the enclosing step includes cladding, with the film, wall surfaces and top surfaces of the frame, the baseplate and the chip bounding the second given space.
3. The method according to claim 1, wherein the removing step is performed with a plasma etching process.
4. The method according to claim 1, wherein the applying step includes applying, as the cover, a protective cap composed of a copper nickel alloy.
5. The method according to claim 1, which comprises using, as the baseplate, a large-area baseplate having a plurality of chips disposed thereon in rows.
Patent Citations (21)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US5045820(A) | 1991-09-01 | Leicht et al. | Examiner |
| US5252882(A) | 1993-10-01 | Yatsuda | Examiner |
| US5390401(A) | 1995-02-01 | Shikata et al. | Examiner |
| US5431771(A) | 1995-07-01 | Vinouze et al. | Examiner |
| US5458254(A) | 1995-10-01 | Miyagawa et al. | Examiner |
| US5459368(A) | 1995-10-01 | Onishi et al. | Examiner |
| US5471722(A) | 1995-12-01 | Yatsuda | Examiner |
| US5508558(A) | 1996-04-01 | Robinette et al. | Examiner |
| US5573171(A) | 1996-11-01 | Kong et al. | Examiner |
| US5640746(A) | 1997-06-01 | Knecht et al. | Examiner |
| US5892417(A) | 1999-04-01 | Johnson et al. | Examiner |
| US5998859(A) | 1999-12-01 | Griswold et al. | Examiner |
| US6078229(A) | 2000-06-01 | Funada et al. | Examiner |
| US6117347(A) | 2000-09-01 | Ishida | Examiner |
| US6136175(A) | 2000-10-01 | Stelzl et al. | Examiner |
| US6154940(A) | 2000-12-01 | Onishi et al. | Examiner |
| US6271598(B1) | 2001-08-01 | Vindasius et al. | Examiner |
| DE19507124 | 1995-09-01 | Applicant | |
| DE19548048 | 1997-06-01 | Applicant | |
| DE19623826 | 1997-12-01 | Applicant | |
| DE19806550 | 1999-09-01 | Applicant |
Non-Patent Literature (1)
- Published International Application No. WO 97/45955 (Stelzl et al.), dated Dec. 4, 1997;.Applicant