US 6,410,374 B1Grant
Method of crystallizing a semiconductor layer in a MIS transistor
Issue Date:2002-06-25
•58 Claims
•9 Drawing Sheets
Abstract
A method of fabricating MIS transistors starts with formation of gate electrode portions. Then, high-speed ions are irradiated through an insulating film to implant impurity ions into a semiconductor region by a self-aligning process, followed by total removal of the insulating film. The laminate is irradiated with laser light or other similar intense light to activate the doped semiconductor region. Another method of fabricating MIS transistors begins with formation of a gate-insulating film and gate electrode portions. Then, the gate-insulating film is removed, using the gate electrode portions as a mask. The semiconductor surface is exposed, or a thin insulating film is formed on this surface. High-speed ions are irradiated to perform a self-aligning ion implantation process. A further method of fabricating MIS transistors starts with formation of a gate-insulating film and gate electrode portions. Then, the gate-insulating film is etched by a self-aligning process, using the gate electrode portions as a mask, to thin the film. Subsequently, high-speed ions are irradiated to form doped regions in a semiconductor region by a self-aligning process.
Metadata
Assignee
- Semiconductor Energy Laborartory Co., Ltd.
Inventor
- Shunpei Yamazaki
Application Information
Application Number:US 09/409,662
Filing Date:1999-09-20
Priority Date:1992-12-26
Art Unit:7
Classifications
IPC:
H01L 2100H01L 2184H01L 2176
Field of Search:
438151438166438486438487438535257 57
Patent Drawings (9 sheets)
Description
[0002] This application is a Divisional of application Ser. No. 08/665,840 filed Jun. 17, 1996; which itself is a Continuation of application Ser. No. 08/171,402, filed Dec. 22, 1993, now abandoned.
Field of the Invention
[0003] The present invention relates to a method of fabricating MIS transistors and, more particularly, to a method of fabricating MIS transistors having improved crystallinity by illuminating a high-speed ions to implant impurities into a semiconductor region and then improving the crystallinity by laser annealing, lamp annealing, or illumination of other equivalent intense light.
Background of the Invention
[0004] A structure comprising a semiconductor layer (S) on which a thin insulating film (I) and metal control electrodes (M) are formed is known as a MIS structure. A transistor having such a structure to control the electrical current flowing through the semiconductor layer is referred to as a MIS transistor. Where the insulating film is made of silicon oxide, the transistor is called a MOS transistor.
[0005] In the past, the activation step (for removing crystal defects produced on impurity implantation) conducted after the implantation of impurities into such MIS transistors has been carried out by thermal annealing. For this step, a high temperature as high as more than 1000° C. is needed. In recent years, there is a demand for lower-temperature processes. Accordingly, alternatives to such high-temperature thermal annealing have been discussed. One promising method is to illuminate laser light or other intense light, for effecting activation. Depending on the used light source, this method is called laser annealing or lamp annealing.
[0006] A conventional method of fabricating MIS transistors, using laser annealing, is now described by referring to FIGS. 4(A)-4(E). An insulating film 402 is deposited as a base layer on a substrate 401. Then, a substantially intrinsic crystalline semiconductor film is deposited. This is photolithographically patterned into island-shaped semiconductor regions 403. Thereafter, an insulating film 404 acting as a gate-insulating film is deposited. Subsequently, gate electrodes 405 are deposited (FIG. 4(A)).
[0007] If necessary, the gate electrodes are anodized to form an anodic oxide 406 on the top and side surfaces of the gate electrodes and conductive interconnects. This method for forming such an anodic oxide and its merits are described in detail in Japanese Patent application Ser. Nos. 30220/1992, 34194/1992, 38637/1992, etc. Of course, this anodization step may be omitted if not necessary (FIG. 4(B)).
[0008] Then, an impurity is implanted by ion implantation or ion (plasma) doping. In particular, the substrate is placed in a fast stream of ions. Using the gate electrode portions, i.e., the gate electrodes and the surrounding anodic oxide, as a mask, an impurity is implanted into the island-shaped semiconductor regions 403 by a self-aligning process. In this way, doped regions 407 which will act as source and drain are formed (FIG. 4(C)).
[0009] Thereafter, intense light such as laser light is illuminated to recover the crystallinity which was deteriorated by the previous impurity implantation step (FIG. 4(D)).
[0010] An interlayer insulator 408 is then deposited, and contact holes are formed in it. Source and drain electrodes 409 are formed, thus completing MIS transistors (FIG. 4(E)).
[0011] In the method described above, when impurities are implanted, a large amount of impurities is introduced also into the gate-insulating film 404. These impurities themselves act as cores absorbing the laser light. In addition, defects produced by the impurity implantation absorb the laser light strongly. Especially, UV light is absorbed much, and light strong enough to activate the doped semiconductor regions 407 does not reach these regions. Usually, the insulating film is made of silicon oxide. The laser light is emitted from an excimer laser which has an excellent mass-producibility. If the silicon oxide is pure, it is sufficiently transparent to UV light emitted from an excimer laser. However, if impurities such as phosphorus and boron are present, the transparency deteriorates greatly. Hence, the activation is not sufficiently done.
[0012] If the doped regions are not sufficiently activated in this way, their resistivities are increased. It substantially follows that a resistor is inserted in series between source and drain. That is, the apparent mobility of the transistor drops. Also, the rising characteristics, or steepness, obtained when the transistor is turned on deteriorate.
Summary of the Invention
[0013] In view of the foregoing problems, the present invention has been made. It is an object of the present invention to provide a method of efficiently carrying out an activation step using laser illumination.
[0014] If the thickness of the gate-insulating film described above is increased, then the breakdown voltage of the transistor is improved. However, this also requires that the accelerating voltage for the impurity ions be increased and that the implantation time be increased. Especially, where shallow doped regions are formed, a quite highly monochromatic ion beam is needed. In consequence, the dosage per unit time deteriorates severely.
[0015] On the other hand, where the gate-insulating film is removed and the semiconductor surface is exposed to efficiently conduct the implantation step, the surface is roughened when laser light or other intense radiation is illuminated and the doped regions are activated. As a result, the contact holes are deteriorated to an intolerable level.
[0016] It is another object of the invention to provide a method of efficiently carrying out an implantation step and a laser activation step.
[0017] In one embodiment of the present invention, an insulating film is formed as a gate-insulating film. Impurity ions are implanted into a semiconductor region through all or parts of the insulating film by irradiation of high-speed ions. Then, the insulating film is removed excluding the portions located under the gate electrode portions, thus exposing the semiconductor region. Laser light or other equivalent intense light is illuminated to perform an anneal. The above-described absorption of light by the insulating film does not take place. Activation can be done quite efficiently.
[0018] In another embodiment of the invention, a first insulating film is formed as a gate-insulating film. Using the gate electrode portions as a mask, the first insulating film is removed by a self-aligning process to expose the semiconductor surface. Then, impurity ions are implanted into the exposed semiconductor layer by irradiation of high-speed ions. Thereafter, a second insulating film of an appropriate thickness is formed on the exposed semiconductor layer. Thereafter, the semiconductor layer is irradiated with laser light or equivalent intense light through the second insulating film to perform an anneal. In this method, the above-described deterioration in the implantation efficiency is prevented. Rather, an ion implantation step and a subsequent activation step can be accomplished quite efficiently.
[0019] In a further embodiment of the invention, a first insulating film is formed as a gate-insulating film. Using the gate electrode portions as a mask, the first insulating film is removed by a self-aligning process to expose the semiconductor layer surface. Then, a second insulating film of an appropriate thickness is formed on the semiconductor layer. Impurity ions are implanted into the semiconductor region through the second insulating film by irradiation of high-speed ions. Thereafter, the semiconductor layer is irradiated with laser light or other equivalent intense light to perform an anneal. In this method, the above-described decrease in the implantation efficiency is prevented. Rather, an ion implantation step and a subsequent activation step can be accomplished quite efficiently.
[0020] In a still other embodiment of the invention, an insulating film is formed as a gate-insulating film. Using the gate electrode portions as a mask, the insulating film is etched to reduce its thickness to such an extent that ions of appropriate energy penetrate the film. Impurity ions are implanted into a semiconductor region by irradiation of high-speed ions through the thinned insulating film. Then, the semiconductor layer is irradiated with laser light or other equivalent intense light to perform an anneal. Prior to the laser irradiation, a transparent insulating film may be formed on the semiconductor layer surface. In this method, the above-described decrease in the implantation efficiency is prevented. Rather, an ion implantation step and a subsequent activation step can be accomplished quite efficiently. Other objects and features of the invention will appear in the course of the description thereof, which follows.
Brief Description of the Drawings
[0021] FIGS. 1(A)-1(E) are cross-sectional views of MIS transistors, illustrating steps performed to fabricate the transistors according to the invention;
[0022] FIGS. 2(A)-2(E) are cross-sectional views of other MIS transistors, illustrating steps performed to fabricate the transistors according to the invention;
[0023] FIGS. 3(A)-3(D) are cross-sectional views of further MIS transistors, illustrating steps performed to fabricate the transistors according to the invention;
[0024] FIGS. 4(A)-4(E) are cross-sectional views of MIS transistors, illustrating steps performed to fabricate the transistors by the prior art method;
[0025] FIGS. 5(A)-5(E) are cross-sectional views of yet other MIS transistors, illustrating steps performed to fabricate the transistors according to the invention;
[0026] FIGS. 6(A)-6(E) are cross-sectional views of still other MIS transistors, illustrating steps performed to fabricate the transistors according to the invention;
[0027] FIGS. 7(A)-7(D) are cross-sectional views of still further MIS transistors, illustrating steps performed to fabricate the transistors according to the invention;
[0028] FIGS. 8(A)-8(E) are cross-sectional views of yet other MIS transistors, illustrating steps performed to fabricate the transistors according to the invention; and
[0029] FIGS. 9(A)-9(D) are cross-sectional views of additional MIS transistors, illustrating steps performed to fabricate the transistors according to the invention.
Detailed Description of the Invention
Example 1
[0030] The present example is illustrated in FIGS. 1(A)-1(E). Silicon oxide was deposited as an insulating base film 102 having a thickness of 1000 Å on a non-alkali glass substrate 101 made of Corning 7059 or the like. A substantially intrinsic amorphous silicon film having a thickness of 1500 Å was formed on the insulating film 102. This amorphous film was annealed at 600° C. for 12 hours to crystallize this film. This crystallized film was photolithographically patterned into island-shaped semiconductor regions 103. A silicon oxide film 104 having a thickness of 1200 Å was deposited as a gate-insulating film. Gate electrodes 105 having a thickness of 6000 Å were fabricated from aluminum (FIG. 1(A)).
[0031] Then, the gate electrodes were anodized to form an anodic oxide 106 on the top and side surfaces of the gate electrodes and conductive interconnects. The method of fabricating such an anodic oxide and its merits are described in detail in above-cited Japanese Patent application Ser. Nos. 30220/1992, 34194/1992, 38637/1992, etc. Of course, this anodization step may be omitted if not necessary (FIG. 1(B)).
[0032] Thereafter, a stream of plasma of phosphorus/hydrogen accelerated at 65-100 keV (e.g., 80 keV) was irradiated to implant phosphorus ions into the island-shaped semiconductor regions 103 by a self-aligning process. Thus, doped regions 107 which would become source and drain were formed (FIG. 1(C)).
[0033] Using the anodic oxide as a mask, the gate-insulating film 104 was etched, thus exposing the surfaces of the doped semiconductor regions 107. Laser light (having a wavelength of 248 nm) emitted from a KrF excimer laser was illuminated to recover the crystallinity of the semiconductor regions 107 which was deteriorated by the previous impurity implantation step. At this time, the energy density was 150 to 300 mJ/cm2, e.g., 200 mJ/cm2(FIG. 1(D)).
[0034] Subsequently, an interlayer insulator 108 was deposited, and contact holes were formed in it. Source and drain electrodes 109 were formed. In this way, N-channel transistors were completed (FIG. 1(E)).
[0035] P-channel transistors can be similarly built. If well-known CMOS fabrication techniques are used, N- and P-channel transistors can be both formed on the same substrate. The typical mobility of N-channel MOS transistors fabricated in the present example was 120 cm2/V·s. The typical mobility of P-channel MOS transistors fabricated in the present example was 80 cm2/V·S. With respect to CMOS shift registers consisting of 5 stages and comprising N- and P-channel transistors formed on the same substrate, synchronization of 15 MHz was confirmed at a drain voltage of 20 V.
Example 2
[0036] The present example is illustrated in FIGS. 2(A)-2(E). Silicon oxide was deposited as an insulating base film 202 having a thickness of 1000 Å on a sheet of non-alkali glass 201. A substantially intrinsic amorphous silicon semiconductor film having a thickness of 500 Å was formed on the insulating film 202. The amorphous semiconductor film was illuminated with KrF laser light to crystallize the film. Preferably, the energy density of the laser light was 250 to 400 mJ/cm . Where the substrate was maintained at 300-550° C. during the laser irradiation, good characteristics were obtained.
[0037] The silicon film crystallized in this way was photolitho-graphically patterned into island-shaped semiconductor regions 203. Silicon oxide was deposited as a gate-insulating film 204 having a thickness of 1200 Å on the island-shaped regions 203. Then, gate electrodes 205 of aluminum having a thickness of 6000 Å were formed (FIG. 2(A)).
[0038] Then, the gate electrodes were anodized to deposit an anodic oxide 206 on the top and side surfaces of the gate electrodes and conductive interconnects. Of course, this anodic oxidation step may be omitted if not necessary (FIG. 2(B)).
[0039] Thereafter, using the gate electrode portions as a mask, the gate-insulating film 204 was etched to a depth of about 200 to 700 Å by vapor phase etching, thus decreasing the thickness of the gate-insulating film. In this way, a thin insulating film 207 was formed. A stream of phosphorus/hydrogen plasma accelerated at 25 to 70 keV, e.g., 50 keV, was irradiated to implant phosphorus ions into the island-shaped regions 203 by a self-aligning process. As a result, doped regions 208 which would become source and drain were formed (FIG. 2(C)).
[0040] Generally, the breakdown voltage of a gate-insulating film can be increased as the thickness is increased. However, if ions are implanted through a thick insulating film, the accelerating energy for the ions is increased. Especially, where these ions contain ions having different masses or different scattering cross sections, unwanted ions may be implanted deep into the substrate. For example, in order to implant monovalent phosphorus ions to a depth of 1500 Å, an energy of 100 keV is necessary. Hydrogen ions accelerated at the same time are implanted to a depth of 5000 Å. That is, there is the possibility that the ions are transmitted through the gate electrodes and reach the gate-insulating film and even the underlying semiconductor region. This problem can be solved by reducing the thickness of the insulating film on the doped regions down to a required value.
[0041] After the completion of the ion implantation, the gate-insulating film 204 was etched, using the anodic oxide as a mask. In this way, the surfaces of the doped semiconductor regions 208 were exposed. KrF excimer laser light was illuminated to recover the crystallinity of the semiconductor regions 208 which deteriorated in the previous impurity implantation step (FIG. 2(D)).
[0042] Thereafter, an interlayer insulator 209 was deposited, and contact holes were formed in this insulator. Source and drain electrodes 210 were formed. Thus, N-channel transistors were completed (FIG. 2(E)).
Example 3
[0043] The present example is illustrated in FIGS. 3(A)-3(D). Silicon oxide was deposited as an insulating base film 302 having a thickness of 1000 Å on a sheet of non-alkali glass 301. A substantially intrinsic amorphous silicon semiconductor film having a thickness of 500 Å was formed on the insulating film 302. The amorphous semiconductor film was illuminated with KrF laser light to crystallize the film. Preferably, the energy density of the laser light was 250 to 400 mJ/cm2. Where the substrate was maintained at 300-550° C. during the laser irradiation, good characteristics were obtained.
[0044] The silicon film crystallized in this way was photolitho-graphically patterned into island-shaped semiconductor regions 303. Silicon oxide was deposited as a gate-insulating film 304 having a thickness of 1200 Å on the island-shaped regions 203. Then, gate electrodes 305 of aluminum having a thickness of 6000 Å were formed.
[0045] Then, the gate electrodes were anodized to deposit an anodic oxide 306 on the top and side surfaces of the gate electrodes and conductive interconnects. Using the gate electrode portions as a mask, the whole gate-insulating film 304 was etched by a wet etching process (FIG. 3(A)).
[0046] Silicon oxide was deposited as a film 307 having a thickness of 200 to 300 Å. A stream of phosphorus/hydrogen plasma accelerated at 10 to 40 keV, e.g., 20 keV, was irradiated to implant phosphorus ions into the island-shaped semiconductor regions 303 by a self-aligning process. As a result, doped regions 308 which would become source and drain were formed (FIG. 3(B)).
[0047] The present example of method is adapted for the case in which the insulating film on the source and drain is made extremely thin. Specifically, in the method of Example 2, the thickness of the remaining insulating film cannot be accurately controlled where the gate-insulating film is thick. For example, where a silicon oxide film of 1200 Å was thinned to 200 Å by the method of Example 2, variations exceeding 200 Å occurred. In the method where the insulating film was deposited as in the present example, variations were less than 50 Å.
[0048] After the completion of the ion implantation, the silicon oxide film 307 was totally etched away, using the anodic oxide as a mask. In this way, the surfaces of the doped semiconductor regions 308 were exposed. KrF excimer laser light was illuminated to recover the crystallinity of the semiconductor regions 308 which deteriorated in the previous impurity implantation step (FIG. 3(C)).
[0049] Subsequently, an interlayer insulator 309 was deposited, and contact holes were formed in this insulator. Source and drain electrodes 310 were formed. Thus, N-channel transistors were completed (FIG. 3(D)).
Example 4
[0050] The present example is illustrated in FIGS. 5(A)-5(E). Silicon oxide was deposited as an insulating base film 502 having a thickness of 1000 Å on a sheet of non-alkali glass 501 made of Corning 7059 or the like. A substantially intrinsic amorphous silicon semiconductor film having a thickness of 1500 Å was formed on the insulating film 502. The amorphous semiconductor film was annealed at 600° C. for 12 hours to crystallize it. This crystallized silicon film was photolithographically patterned into island-shaped semiconductor regions 503. Silicon oxide was deposited as a gate-insulating film 504 having a thickness of 1200 Å on the island-shaped regions 503. Then, gate electrodes 505 of aluminum having a thickness of 6000 Å were formed (FIG. 5(A)).
[0051] Then, the gate electrodes were anodized to deposit an anodic oxide 506 on the top and side surfaces of the gate electrodes and conductive interconnects. The method of fabricating such an anodic oxide and its merits are described in detail in the above-cited Japanese Patent application Ser. Nos. 30220/1992, 34194/1992, 38637/1992, etc. Of course, this anodization step may be omitted if not necessary (FIG. 5(B)).
[0052] The gate-insulating film was then etched by dry etching. Carbon tetrafluoride was used as an etching gas. At this time, the anodic oxide, or alumina, was not etched. As a result, the gate-insulating film was etched excluding the portions located under the gate electrodes 505 and the anodic oxide 506. A stream of phosphorus/hydrogen plasma accelerated at 5 to 20 keV, e.g., 10 keV, was irradiated to implant phosphorus ions into the island-shaped semiconductor regions 503 by a self-aligning process. As a result, doped regions 507 which would become source and drain were formed (FIG. 5(C)).
[0053] Subsequently, silicon oxide was deposited as an interlayer insulator 508 having a thickness of 5000 Å. KrF excimer laser light having a wavelength of 248 nm was illuminated to recover the crystallinity of the semiconductor regions 507 which deteriorated in the previous impurity implantation step. At this time, the energy density was 150 to 300 mJ/cm2, e.g., 200 mJ/cm2(FIG. 5(D)).
[0054] Then, contact holes were formed in the interlayer insulator 508. Source and drain electrodes 509 were formed. Thus, N-channel transistors were completed (FIG. 5(E)).
[0055] P-channel transistors can be similarly built. If well-known CMOS fabrication techniques are used, N- and P-channel transistors can be both formed on the same substrate. The typical mobility of N-channel MOS transistors fabricated in the present example was 120 cm2/V·s. The typical mobility of P-channel MOS transistors fabricated in the present example was 80 cm2/V·s. With respect to CMOS shift registers consisting of 5 stages and comprising N- and P-channel transistors formed on the same substrate, synchronization of 15 MHz was confirmed at a drain voltage of 20 V.
Example 5
[0056] The present example is illustrated in FIGS. 6(A)-6(E). Silicon oxide was deposited as an insulating base film 602 having a thickness of 1000 Å on a sheet of non-alkali glass 601. A substantially intrinsic amorphous silicon semiconductor film having a thickness of 500 Å was formed on the insulating film 602. The amorphous semiconductor film was illuminated with KrF laser light to crystallize the film. Preferably, the energy density of the laser light was 250 to 400 mJ/cm2. Where the substrate was maintained at 300-550° C. during the laser irradiation, good characteristics were obtained.
[0057] This crystallized silicon film was photolithographically patterned into island-shaped semiconductor regions 603. Silicon oxide was deposited as a gate-insulating film 604 having a thickness of 1200 Å on the island-shaped regions 603. Then, gate electrodes 605 of aluminum having a thickness of 6000 Å were formed (FIG. 6(A)).
[0058] Then, the gate electrodes were anodized to deposit an anodic oxide 606 on the top and side surfaces of the gate electrodes and conductive interconnects. Of course, this anodic oxidation step may be omitted if not necessary. Subsequently, using the gate electrode portions as a mask, the gate-insulating film 604 was etched by vapor phase etching to expose the surfaces of the semiconductor regions 603 (FIG. 6(B)).
[0059] As a protective film working in an ion implantation process, silicon oxide or silicon nitride 607 was deposited to a thickness of 500 Å over the whole surface. A stream of phosphorus/hydrogen plasma accelerated at 25 to 70 keV, e.g., 50 keV, was irradiated to implant phosphorus ions into the island-shaped regions 603 by a self-aligning process. As a result, doped regions 608 which would become source and drain were formed (FIG. 6(C)).
[0060] Subsequently, silicon oxide was deposited as an interlayer insulator 609 having a thickness of 5000 Å. KrF excimer laser light was illuminated to recover the crystallinity of the semiconductor regions 608 which deteriorated in the previous impurity implantation step (FIG. 6(D)).
[0061] Then, contact holes were formed in the interlayer insulator 609. Source and drain electrodes 610 were formed. Thus, N-channel transistors were completed (FIG. 6(E)).
Example 6
[0062] The present example was illustrated in FIGS. 7(A)-7(D). Silicon oxide was deposited as an insulating base film 702 having a thickness of 1000 Å on a sheet of non-alkali glass 701. A substantially intrinsic amorphous silicon semiconductor film having a thickness of 500 Å was formed on the insulating film 702. The amorphous semiconductor film was illuminated with KrF laser light to crystallize the film. This crystallized silicon film was photolithographically patterned into island-shaped semiconductor regions 703. Silicon oxide was deposited as a gate-insulating film 704 having a thickness of 1200 Å on the island-shaped regions 703. Then, gate electrodes 705 of aluminum having a thickness of 6000 Å were formed.
[0063] Then, the gate electrodes were anodized to deposit an anodic oxide 706 on the top and side surfaces of the gate electrodes and conductive interconnects. Subsequently, using the gate electrode portions as a mask, the gate-insulating film 704 was totally etched by wet etching (FIG. 7(A)).
[0064] Then, silicon oxide was deposited as a new silicon oxide film 707 having a thickness of 200 to 300 Å. A stream of phosphorus/hydrogen plasma accelerated at 10 to 40 keV, e.g., 20 keV, was irradiated to implant phosphorus ions into the island-shaped semiconductor regions 703 by a self-aligning process. As a result, doped regions 708 which would become source and drain were formed (FIG. 7(B)).
[0065] After the completion of the ion implantation step, KrF excimer laser light was illuminated to recover the crystallinity of the semiconductor regions 708 which deteriorated in the previous impurity implantation step (FIG. 7(C)).
[0066] Then, an interlayer insulator 709 was deposited, and contact holes were formed in it. Source and drain electrodes 710 were formed. Thus, N-channel transistors were completed (FIG. 7(D)).
Example 7
[0067] The present example is illustrated in FIGS. 8(A)-8(E). Silicon oxide was deposited as an insulating base film 802 having a thickness of 1000 Å on a substrate of non-alkali glass 801 made of Corning 7059 or the like. A substantially intrinsic amorphous silicon semiconductor film having a thickness of 1500 Å was formed on the insulating film 802. The amorphous semiconductor film was annealed at 600° C. for 12 hours to crystallize it. This crystallized silicon film was photolithographically patterned into island-shaped semiconductor regions 803. Silicon oxide was deposited as a gate-insulating film 804 having a thickness of 1200 Å on the island-shaped regions 803. Then, gate electrodes 805 of aluminum having a thickness of 6000 Å were formed (FIG. 8(A)).
[0068] Then, the gate electrodes were anodized to deposit an anodic oxide 806 on the top and side surfaces of the gate electrodes and conductive interconnects. The method of fabricating such an anodic oxide and its merits are described in detail in the above-cited Japanese Patent application Ser. Nos. 30220/1992, 34194/1992, 38637/1992, etc. Of course, this anodization step may be omitted if not necessary (FIG. 8(B)).
[0069] The gate-insulating film was then etched by dry etching. Carbon tetrafluoride was used as an etching gas. At this time, the anodic oxide, or alumina, was not etched. As a result, the gate-insulating film was etched excluding the portions located under the gate electrodes 805 and the anodic oxide 806. The etching step was interrupted when the thickness of the gate-insulating film 804 reached 500 Å, and a thin insulating film 807 was formed. A stream of phosphorus/hydrogen plasma accelerated at 15 to 50 keV, e.g., 30 keV, was irradiated to implant phosphorus ions into the island-shaped semiconductor regions 803 by a self-aligning process. As a result, doped regions 808 which would become source and drain were formed (FIG. 8(C)).
[0070] Subsequently, KrF excimer laser light having a wavelength of 248 nm was illuminated to recover the crystallinity of the semiconductor regions 808 which deteriorated in the previous impurity implantation step. At this time, the energy density was 150 to 300 mJ/cm2, e.g., 200 mJ/cm2(FIG. 8(D)).
[0071] Then, an interlayer insulator 809 was deposited and contact holes were formed in the interlayer insulator 809. Source and drain electrodes 810 were formed. Thus, N-channel transistors were completed (FIG. 8(E)).
[0072] P-channel transistors can be similarly built. If well-known CMOS fabrication techniques are used, N- and P-channel transistors can be both formed on the same substrate. The typical mobility of N-channel MOS transistors fabricated in the present example was 120 cm2/V·s. The typical mobility of P-channel MOS transistors fabricated in the present example was 80 cm2/V·s. With respect to CMOS shift registers consisting of 5 stages and comprising N- and P-channel transistors formed on the same substrate, synchronization of 15 MHz was confirmed at a drain voltage of 20 V.
Example 8
[0073] The present example is illustrated in FIGS. 9(A)-9(D). Silicon oxide was deposited as an insulating base film 902 having a thickness of 1000 Å on a substrate of non-alkali glass 901. A substantially intrinsic amorphous silicon semiconductor film having a thickness of 500 Å was formed on the insulating film 902. This amorphous film was crystallized by well-known laser annealing and photolithographically patterned into island-shaped semiconductor regions 903. Silicon oxide was deposited as a gate-insulating film 904 having a thickness of 1200 Å on the island-shaped semiconductor regions 903. Then, gate electrodes 905 of aluminum having a thickness of 6000 Å were formed. Then, the gate electrodes were anodized to deposit an anodic oxide 906 on the top and side surfaces of the gate electrodes and conductive interconnects (FIG. 9(A)).
[0074] The gate-insulating film was then etched by dry etching. Carbon tetrafluoride was used as an etching gas. At this time, the anodic oxide, or alumina, was not etched. As a result, the gate-insulating film was etched excluding the portions located under the gate electrodes 905 and the anodic oxide 906. The etching step was interrupted when the thickness of the gate-insulating film 904 reached 500 Å. As a result, a thin insulating film 907 was formed. A stream of phosphorus/hydrogen plasma accelerated at 15 to 50 keV, e.g., 30 keV, was irradiated to implant phosphorus ions into the island-shaped semiconductor regions 903 by a self-aligning process. As a result, doped regions 908 which would become source and drain were formed (FIG. 9(B)).
[0075] Subsequently, silicon oxide was deposited as an interlayer insulator 909 having a thickness of 5000 Å. KrF excimer laser light having a wavelength of 248 nm was illuminated to recover the crystallinity of the semiconductor regions 908 which deteriorated in the previous impurity implantation step. At this time, the energy density was 150 to 300 mJ/cm2, e.g., 200 mJ/cm2. Where only a thin insulating film coats a semiconductor surface on laser irradiation as in Example 7, the bombardment which is caused by crystallization of the semiconductor roughens the surface. This presents problems in forming contacts. These problems did not occur in the present example, because a thick insulating film was formed (FIG. 9(C)).
[0076] Then, contact holes were formed in the interlayer insulator 909. Source and drain electrodes 910 were formed. Thus, N-channel transistors were completed (FIG. 9(D)).
[0077] In the present example, the thick insulating film acting also as an interlayer insulating film was formed on the thin insulating film 907. The thick insulating film may also be formed after removing the thin insulating film completely. When impurity ions are irradiated, a large amount of impurities is introduced into the insulating film, whereby laser light is absorbed. Accordingly, the insulating film containing such impurities is removed completely. Thus, the efficiency of the later laser annealing step can be enhanced.
[0078] The present invention provides a method of efficiently conducting ion implantation or ion doping and then laser annealing or lamp annealing. Obviously, the present invention can contribute to a decrease in the temperature of the process and thus yield great industrial advantages. In the illustrated examples, the present invention has been described in connection with MIS transistors having an active layer in the form of a thin film. These transistors are known as thin-film transistors. Restrictions tend to be imposed on the substrates of these thin-film transistors and so a low-temperature process is essential for these transistors. However, it is obvious that where the present invention is applied to MIS transistors formed on a semiconductor substrate consisting of a single crystal, similar advantages can be derived.
[0079] In the present invention, semiconductor species constituting the semiconductor regions include silicon, germanium, silicon carbide, silicon-germanium alloys, and gallium arsenide. Examples of the material of the gate electrodes include doped silicon, molybdenum, tungsten, titanium, aluminum, their alloys, suicides, and nitrides. Lasers preferably used in the present invention include excimer lasers such as ArF laser having a wavelength of 193 nm, KrF laser having a wavelength of 248 nm, XeCl laser having a wavelength of 308 nm, and XeF laser having a wavelength of 350 nm, Nd:YAG laser having a wavelength of 1064 nm, its second harmonic (532 nm), its third harmonic (354 nm)), and its fourth harmonic (266 nm). Of course, use of other laser or light source is embraced in the scope of the present invention.
Claims
Certificate of Correction present
The claims shown below may not include correction changes. Use the corrected PDF for authoritative text.
What is claimed is:
1. A method of manufacturing a semiconductor device comprising the steps of:
forming a semiconductor layer on an insulating surface;
irradiating said semiconductor layer with a laser beam to crystallize said semiconductor layer,
wherein said laser beam is a third harmonic of an Nd:YAG laser, said beam having a wavelength of 354 nm.
2. The method according to claim 1 wherein said semiconductor layer is formed on an insulating film comprising silicon oxide that is formed over a glass substrate.
3. The method according to claim 1 wherein said semiconductor layer comprises amorphous silicon.
4. The method according to claim 1 wherein said semiconductor layer comprises a material selected from the group consisting of silicon, germanium, silicon carbide, silicon-germanium alloy and gallium arsenide.
5. The method according to claim 1 wherein said semiconductor layer is formed over a substrate and said substrate is heated at 300 to 550° C. during the irradiation of the laser beam.
6. A method of manufacturing a semiconductor device comprising the steps of:
forming a semiconductor layer on an insulating surface;
irradiating said semiconductor layer with a laser beam to crystallize said semiconductor layer,
wherein said laser beam is a fourth harmonic of an Nd:YAG lasers, said beam having a wavelength of 266 nm.
7. The method according to claim 6 wherein said semiconductor layer is formed on an insulating film comprising silicon oxide that is formed over a glass substrate.
8. The method according to claim 6 wherein said semiconductor layer comprises amorphous silicon.
9. The method according to claim 6 wherein said semiconductor layer comprises a material selected from the group consisting of silicon, germanium, silicon carbide, silicon-germanium alloy and gallium arsenide.
10. The method according to claim 6 wherein said semiconductor layer is formed over a substrate and said substrate is heated at 300 to 550° C. during the irradiation of the laser beam.
11. A method of manufacturing a semiconductor device comprising the steps of:
forming a semiconductor layer on an insulating surface;
irradiating said semiconductor layer with a laser beam to crystallize said semiconductor layer;
patterning the semiconductor layer after the irradiation of the laser beam; and
selectively introducing ions of an impurity into the patterned semiconductor layer to form impurity regions,
wherein said laser beam is a third harmonic of an Nd:YAG laser, said, beam having a wavelength of 354 nm.
12. The method according to claim 11 wherein said semiconductor layer is formed on an insulating film comprising silicon oxide that is formed over a glass substrate.
13. The method according to claim 11 wherein said semiconductor layer comprises amorphous silicon.
14. The method according to claim 11 wherein said semiconductor layer comprises a material selected from the group consisting of silicon, germanium, silicon carbide, silicon-germanium alloy and gallium arsenide.
15. The method according to claim 11 wherein said semiconductor layer is formed over a substrate and said substrate is heated at 300 to 550° C. during the irradiation of the laser beam.
16. The method according to claim 11 wherein said impurity contains phosphorus.
17. A method of manufacturing a semiconductor device comprising the steps of:
forming a semiconductor layer on an insulating surface;
irradiating said semiconductor layer with a laser beam to crystallize said semiconductor layer;
patterning the semiconductor layer after the irradiation of the laser beam; and
selectively introducing ions of an impurity into the patterned semiconductor layer to form impurity regions,
wherein said laser beam is a fourth harmonic of an Nd:YAG laser, said beam having a wavelength of 266 nm.
18. The method according to claim 17 wherein said semiconductor layer is formed on an insulating film comprising silicon oxide that is formed over a glass substrate.
19. The method according to claim 17 wherein said semiconductor layer comprises amorphous silicon.
20. The method according to claim 17 wherein said semiconductor layer comprises a material selected from the group consisting of silicon, germanium, silicon carbide, silicon-germanium alloy and gallium arsenide.
21. The method according to claim 17 wherein said semiconductor layer is formed over a substrate and said substrate is heated at 300 to 550° C. during the irradiation of the laser beam.
22. The method according to claim 17 wherein said impurity contains phosphorus.
23. A method of manufacturing a semiconductor device comprising the steps of:
forming a semiconductor layer on an insulating surface;
irradiating said semiconductor layer with a laser beam to crystallize said semiconductor layer;
patterning the semiconductor layer after the irradiation of the laser beam;
forming a gate insulating film on the patterned semiconductor layer;
forming a gate electrode over the patterned semiconductor layer with the gate insulating film interposed therebetween; and
selectively introducing ions of an impurity into the patterned semiconductor layer to form impurity regions with the gate electrode used as a mask,
wherein said laser beam is a third harmonic of an Nd:YAG laser, said beam having a wavelength of 354 nm.
24. The method according to claim 23 wherein said semiconductor layer formed on an insulating film comprising silicon oxide that is formed over a glass substrate.
25. The method according to claim 23 wherein said semiconductor layer comprises amorphous silicon.
26. The method according to claim 23 wherein said semiconductor layer comprises a material selected from the group consisting of silicon, germanium, silicon carbide, silicon-germanium alloy and gallium arsenide.
27. The method according to claim 23 wherein said semiconductor layer is formed over a substrate and said substrate is heated at 300 to 550° C. during the irradiation of the laser beam.
28. The method according to claim 23 wherein said impurity contains phosphorus.
29. A method of manufacturing a semiconductor device comprising the steps of:
forming a semiconductor layer on an insulating surface;
irradiating said semiconductor layer with a laser beam to crystallize said semiconductor layer;
patterning the semiconductor layer after the irradiation of the laser beam;
forming a gate insulating film on the patterned semiconductor layer;
forming a gate electrode over the patterned semiconductor layer with the gate insulating film interposed therebetween; and
selectively introducing ions of an impurity into the patterned semiconductor layer to form impurity regions with the gate electrode used as a mask,
wherein said laser beam is a fourth harmonic of an Nd:YAG laser, said beam having a wavelength of 266 nm.
30. The method according to claim 29 wherein said semiconductor layer is formed on an insulating film comprising silicon oxide that is formed over a glass substrate.
31. The method according to claim 29 wherein said semiconductor layer comprises amorphous silicon.
32. The method according to claim 29 wherein said semiconductor layer comprises a material selected from the group consisting of silicon, germanium, silicon carbide, silicon-germanium alloy and gallium arsenide.
33. The method according to claim 29 wherein said semiconductor layer is formed over a substrate and said substrate is heated at 300 to 550° C. during the irradiation of the laser beam.
34. The method according to claim 29 wherein said impurity contains phosphorus.
35. A method of manufacturing a semiconductor device comprising the steps of:
forming a semiconductor layer over a substrate;
irradiating said semiconductor layer with a laser beam to crystallize said semiconductor layer,
wherein said laser beam is a third harmonic of YAG laser.
36. A method according to claim 35 wherein said substrate is a glass substrate.
37. A method according to claim 35 wherein said semiconductor layer comprises a material selected from the group consisting of silicon, germanium, silicon carbide, silicon-germanium alloy and gallium arsenide.
38. A method of manufacturing a semiconductor device comprising the steps of:
forming a semiconductor layer over a substrate;
irradiating said semiconductor layer with a laser beam to crystallize said semiconductor layer,
wherein said laser beam is a fourth harmonic of YAG laser.
39. A method according to claim 38 wherein said substrate is a glass substrate.
40. A method according to claim 38 wherein said semiconductor layer comprises a material selected from the group consisting of silicon, germanium, silicon carbide, silicon-germanium alloy and gallium arsenide.
41. A method of manufacturing a semiconductor device comprising the steps of:
forming a semiconductor layer over a substrate;
crystallizing said semiconductor layer;
patterning said semiconductor layer into at least one semiconductor island;
introducing ions of an impurity into portions of the semiconductor island;
activating the introduced impurity in said portions by irradiating a laser beam,
wherein said laser beam is a third harmonic of an Nd:YAG laser.
42. A method of manufacturing a semiconductor device comprising the steps of:
forming a semiconductor layer over a substrate;
crystallizing said semiconductor layer;
patterning said semiconductor layer into at least one semiconductor island;
introducing ions of an impurity into portions of the semiconductor island;
activating the introduced impurity in said portions by irradiating a laser beam,
wherein said laser beam is a fourth harmonic of an Nd:YAG laser.
43. A method according to claim 41 wherein said impurity is phosphorus.
44. A method according to claim 42 wherein said impurity is phosphorus.
45. A method according to claim 41 wherein said semiconductor layer comprises amorphous silicon.
46. A method according to claim 42 wherein said semiconductor layer comprises amorphous silicon.
47. A method according to claim 41 wherein said laser beam has a wavelength of 354 nm.
48. A method according to claim 42 wherein said laser beam has a wavelength of 266 nm.
49. A method according to claim 41 further comprising a step of forming a gate electrode over said semiconductor island.
50. A method according to claim 42 further comprising a step of forming a gate electrode over said semiconductor island.
51. A method of manufacturing a semiconductor device comprising the steps of:
forming a semiconductor layer on an insulating surface;
irradiating said semiconductor layer with a laser beam to crystallize said semiconductor layer,
wherein said laser beam is a fourth harmonic of a laser, said beam having a wavelength of 266 nm.
52. The method according to claim 51 wherein said semiconductor layer comprises amorphous silicon.
53. The method according to claim 35 wherein said semiconductor layer comprises amorphous silicon.
54. The method according to claim 38 wherein said semiconductor layer comprises amorphous silicon.
55. A method of manufacturing a semiconductor device comprising the steps of:
forming a semiconductor layer over a substrate;
irradiating said semiconductor layer with a laser beam to crystallize said semiconductor layer,
wherein said laser beam is a third harmonic of Nd doped laser.
56. The method according to claim 55 wherein, said semiconductor layer comprises amorphous silicon.
57. A method of manufacturing a semiconductor device comprising the steps of:
forming a semiconductor layer over a substrate;
irradiating said semiconductor layer with a laser beam to crystallize said semiconductor layer,
wherein said laser beam is a fourth harmonic of Nd doped laser.
58. The method according to claim 57 wherein said semiconductor layer comprises amorphous silicon.
Patent Citations (81)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US3848104(A) | 1974-11-01 | Locke | Applicant |
| US4046618(A) | 1977-09-01 | Chaudhari et al. | Applicant |
| US4059461(A) | 1977-11-01 | Fan et al. | Applicant |
| US4083272(A) | 1978-04-01 | Miller | Applicant |
| US4160263(A) | 1979-07-01 | Christy et al. | Applicant |
| US4234358(A) | 1980-11-01 | Celler et al. | Applicant |
| US4249960(A) | 1981-02-01 | Schnable et al. | Applicant |
| US4309225(A) | 1982-01-01 | Fan et al. | Applicant |
| US4328553(A) | 1982-05-01 | Fredrickson et al. | Applicant |
| US4341569(A) | 1982-07-01 | Yaron et al. | Applicant |
| US4370175(A) | 1983-01-01 | Levatter | Applicant |
| US4439245(A) | 1984-03-01 | Wu | Applicant |
| US4463028(A) | 1984-07-01 | Laude | Applicant |
| US4468551(A) | 1984-08-01 | Neiheisel | Applicant |
| US4468855(A) | 1984-09-01 | Sasaki | Applicant |
| US4469551(A) | 1984-09-01 | Laude | Applicant |
| US4545823(A) | 1985-10-01 | Drowley | Applicant |
| US4727044(A) | 1988-02-01 | Yamazaki | Applicant |
| US4734550(A) | 1988-03-01 | Imamura et al. | Applicant |
| US4764485(A) | 1988-08-01 | Loughran et al. | Applicant |
| US4803528(A) | 1989-02-01 | Pankove | Applicant |
| US4835704(A) | 1989-05-01 | Eichelberger et al. | Applicant |
| US4862227(A) | 1989-08-01 | Tsuge et al. | Applicant |
| US4937618(A) | 1990-06-01 | Ayata et al. | Applicant |
| US4943837(A) | 1990-07-01 | Konishi et al. | Applicant |
| US4956539(A) | 1990-09-01 | Uesugi et al. | Applicant |
| US4970366(A) | 1990-11-01 | Imatou et al. | Applicant |
| US5141885(A) | 1992-08-01 | Yoshida et al. | Applicant |
| US5217921(A) | 1993-06-01 | Kaido et al. | Applicant |
| US5219786(A) | 1993-06-01 | Noguchi | Applicant |
| US5221365(A) | 1993-06-01 | Noguchi et al. | Applicant |
| US5252502(A) | 1993-10-01 | Haveman | Applicant |
| US5264072(A) | 1993-11-01 | Mukai | Examiner |
| US5289030(A) | 1994-02-01 | Yamazaki et al. | Applicant |
| US5308998(A) | 1994-05-01 | Yamazaki et al. | Applicant |
| US5313076(A) | 1994-05-01 | Yamazaki et al. | Applicant |
| US5348897(A) | 1994-09-01 | Yen | Applicant |
| US5348903(A) | 1994-09-01 | Pfiester et al. | Examiner |
| US5352291(A) | 1994-10-01 | Zhang et al. | Applicant |
| US5372089(A) | 1994-12-01 | Yoshida et al. | Examiner |
| US5372836(A) | 1994-12-01 | Imahashi et al. | Applicant |
| US5413958(A) | 1995-05-01 | Imahashi et al. | Applicant |
| US5424244(A) | 1995-06-01 | Zhang et al. | Applicant |
| US5477073(A) | 1995-12-01 | Wakai et al. | Applicant |
| US5533040(A) | 1996-07-01 | Zhang et al. | Examiner |
| US5545571(A) | 1996-08-01 | Yamazaki et al. | Applicant |
| US5561081(A) | 1996-10-01 | Takenuchi et al. | Applicant |
| US5578520(A) | 1996-11-01 | Zhang et al. | Applicant |
| US5612251(A) | 1997-03-01 | Lee | Applicant |
| US5622814(A) | 1997-04-01 | Miyata et al. | Applicant |
| US5643801(A) | 1997-07-01 | Ishihara et al. | Examiner |
| US5648277(A) | 1997-07-01 | Zhang et al. | Applicant |
| US5696003(A) | 1997-12-01 | Makita et al. | Applicant |
| US5712191(A) | 1998-01-01 | Nakajima et al. | Applicant |
| US5756364(A) | 1998-05-01 | Tanaka et al. | Applicant |
| US5891764(A) | 1999-04-01 | Ishihara et al. | Examiner |
| US5962897(A) | 1999-10-01 | Takemura et al. | Applicant |
| US5977559(A) | 1999-11-01 | Zhang et al. | Examiner |
| US6031290(A) | 2000-02-01 | Miyazaki et al. | Applicant |
| US6087277(A) | 2000-07-01 | Shih et al. | Applicant |
| EP72216 | 1989-04-01 | Applicant | |
| JP55-067132 | 1980-05-01 | Applicant | |
| JP57-94482 | 1982-06-01 | Applicant | |
| JP57-193291 | 1982-11-01 | Applicant | |
| JP58-023479 | 1983-02-01 | Applicant | |
| JP58-071663 | 1983-04-01 | Applicant | |
| JP58-092213 | 1983-06-01 | Applicant | |
| JP61-48979 | 1986-03-01 | Applicant | |
| JP61-14581 | 1986-07-01 | Applicant | |
| JP61-145819 | 1986-07-01 | Applicant | |
| JP2-228043 | 1990-09-01 | Applicant | |
| JP2-277244 | 1990-11-01 | Applicant | |
| JP2-283016 | 1990-11-01 | Applicant | |
| JP3-34434 | 1991-02-01 | Applicant | |
| JP3-62971 | 1991-03-01 | Examiner | |
| JP3062971 | 1991-03-01 | Examiner | |
| JP3-159119 | 1991-07-01 | Applicant | |
| JP4-206836 | 1992-07-01 | Applicant | |
| JP4-299534 | 1992-10-01 | Applicant | |
| JP406045272 | 1994-02-01 | Examiner | |
| JP63-80987 | 1998-04-01 | Applicant |
Non-Patent Literature (8)
- Young et al., “Effect of Pulse Duration on the Annealing of Ion Implanted Silicon with XeCI Excimer Laser . . . ”, Laser Solid Interactions and Transient Thermal Processing Of Materials, 1983, pp. 401-406.Applicant
- Poate, J.M., “Epitaxy by Pulsed Annealing of Ion-Implanted Silicon”, Laser Annealing of Semiconductors, (1982), Academic Press, p. 203-245.Applicant
- Satoshi Inoue et al. Low Temperature CMOS Self-Aligned Poly-Si TFTS and Circuit Scheme Utilizing New Ion Doping and Masking Technique, Seiko Epson Corporation, TFT Research Laboratory, Publication Date Aug. 12, 1991.Applicant
- “Laser Annealing of Semiconductors”, J.M. Poate (ed.) Epitaxy by Pulsed Annealing of Io-Implanted Silicon, Foti et al., (1982) Academic Press, p. 203-245.Applicant
- Young et al., “Effect of Pulse Duration on the Annealing of Ion Implanted Silicon With a XeCI Excimer Laser and Solar Cells”, in Laser-Solid Interactions and Transient Thermal Processing of Materials, 1983, pp. 401-406.Applicant
- Biegelsen et al., “Laser-induced Crystallization of Silicon of Bulk Amorphous Substrates: An Overview” in Laser-Solid Interactions and Transient Thermal Processing of Materials, 1983, pp. 537-548.Applicant
- Specification and Drawings for application Ser. No. 09/779,826, “Semiconductor Device and a Manufacturing Method Thereof,” Inventors: Hongyong Zhang et al.Applicant
- Makino, “Application of Polyimide Resin to Semiconductor Devices in Japan,” Mar./Apr. 1988, pp. 15-23, IEEE Electrical Insulation Magazine vol. 4, No. 2.Applicant