US 6,406,934 B1Grant
Wafer level production of chip size semiconductor packages
Issue Date:2002-06-18
•20 Claims
•3 Drawing Sheets
Abstract
The invention provides a manufacturing process for making chip-size semi-conductor packages (“CSPs”) at the wafer-level without the added size, cost, and complexity of substrates in the packages or the need to overmold them with plastic. One embodiment of the method includes the provision of a semiconductor wafer with opposite top and bottom surfaces and a plurality of dies integrally defined therein. Each die has an electronic device formed in a top surface thereof, and one or more electrically conductive vias extending therethrough that electrically connect the electronic device to the bottom surface of the die. The openings for the vias are formed ablatively with a laser and plated through with a conductive material. In a BGA form of the CSP, the vias connects the electronic device to lands on the bottom surface of the die. The lands may each have a bump of a conductive metal, e.g., solder, attached to it that functions as an input-output terminal of the CSP. When fabrication of the wafer is complete, the finished packages are singulated from the wafer using conventional wafer cutting techniques.
Metadata
Assignee
- Amkor Technology, Inc.
Inventors
- Thomas P. Glenn
- Steven Webster
- Vincent DiCaprio
Application Information
Application Number:US 09/654,978
Filing Date:2000-09-05
Priority Date:2000-09-05
Art Unit:7
Classifications
IPC:
H01L 2148
Field of Search:
438106438122438123438124438192438118438460
Patent Drawings (3 sheets)
Description
Related Applications
[0002] This application is related to U.S. application Ser. No. 09/655,439, filed Sep. 5, 2000.
Background
[0003] 1. Technical Field
[0004] This invention pertains to semiconductor packaging in general, and in particular, to making chip size semiconductor packages (“CSPs”) that require no encapsulation or interconnective substrate.
[0005] 2. Related Art
[0006] The increasing demand for electronic devices that are smaller, lighter, and yet more functional has resulted in a concomitant demand for semiconductor packages that have smaller outlines and mounting footprints, yet which are capable of increased component packaging densities. One response to this demand has been the development of so-called chip-scale, or chip-size, semiconductor packages (“CSPs”) having outline and mounting (“O&M”) dimensions that are only slightly greater than those of the semiconductor die, or “chip,” packaged therein.
[0007] FIGS. 1 and 2 are respectively a top plan and a cross-sectional side elevation view of a semiconductor package 110 incorporating a substrate 112 and a semiconductor die 114 having an integrated circuit (“IC”) mounted on it in accordance with the prior art. The substrate 112 illustrated comprises a layer 120 of an insulative material, e.g., a polyimide resin film, laminated between top and bottom conductive layers 122, 124 of a metal, e.g., copper or aluminum. The conductive layers 122, 124 are patterned to define wire bonding pads 126 and circuit traces 128 in the top layer 122, and circuit traces 128 and solder ball mounting lands 130 in the bottom layer 124. The terminal pads 126 and circuit traces 128 are connected to the solder ball lands 130 through the substrate 112 by “vias” 132, i.e., plated-through holes. The solder balls 118 mounted on the lands 130 serve as the input/output terminals of the package 110.
[0008] The die 114 has input/output wire bonding pads 134 located at the peripheral edges of its respective top, or “active,” surface, and is attached to the top surface of the substrate 112 with, e.g., a layer 136 of an adhesive or an adhesive film. The die pads 134 are then wire bonded to the substrate pads 126 with fine, conductive wires 138, typically gold or aluminum. After wire bonding, the substrate 112, the die 114, and the wires 138 are “overmolded” with a dense, monolithic body, or “mold cap” 144 (shown by dotted outline in FIG. 2, omitted for clarity in FIG. 1), of plastic, typically a filled epoxy resin, that encapsulates the packaged parts and protects them from environmental elements, particularly moisture.
[0009] It may be seen that the size, cost and complexity of the prior art CSP 110 can be reduced considerably if the substrate 112 and the encapsulating mold cap 114, along with the manufacturing processes associated with them are eliminated.
Brief Summary
[0010] This invention provides a manufacturing process for making chip-size semiconductor packages (“CSPs”) at the wafer level that eliminates the added size, expense, and complexity of an interconnective substrate, such as a laminate or a lead frame, as well as the need to encapsulate the package in a plastic body.
[0011] One embodiment of the method includes the provision of a semiconductor wafer having a plurality of semiconductor dies formed integrally therein. Each die has opposite top and bottom surfaces and an electronic integrated circuit (“IC”) device formed in the top surface thereof. One or more conventional device input-output terminal pads are located on the top surface of each die and are electrically connected internally to the electronic device therein.
[0012] A via having interior walls is formed through the dies and each terminal pad thereon. In one advantageous embodiment, the vias are ablatively formed through the dies and terminal pads with a laser, and at a temperature high enough to form an insulative coating on the interior walls of the vias simultaneously with the formation of the vias.
[0013] Metallizations are formed in the vias and on the bottom surfaces of the dies that redistribute the input-output signals of the IC devices from the terminal pads on the top surfaces of the respective dies, through the vias, and to an array of input-output pads, or lands, on the bottom surface of the respective dies. An optional protective coating may be formed on one or both of the upper and lower surfaces of the wafer to protect against, e.g., moisture.
[0014] When processing of the wafer is complete, the resulting “packaged” dies are separated, from the wafer, e.g., by sawing, and are ready for immediate attachment to an associated PCB without requiring an interconnective substrate or overmolding. However, if desired, the dies may be soldered to a substrate and encapsulated along the lines of the prior art package shown in FIGS. 2 and 3.
[0015] A better understanding of the above and other features and advantages of the present invention may be had from a consideration of the detailed description below of some exemplary embodiments thereof, particularly if such consideration is made in conjunction with the appended drawings.
Brief Description of the Drawings
[0016] FIG. 1 is a top plan view of a conventional chip size semiconductor package containing a semiconductor die mounted on a substrate in accordance with the prior art;
[0017] FIG. 2 is a cross-sectional elevation view into the conventional CSP of FIG. 1, as revealed by a section taken therein along the lines II—II;
[0018] FIG. 3 is top plan view of a conventional semiconductor wafer;
[0019] FIG. 4 is a top plan view of a CSP in accordance with one exemplary embodiment of the present invention;
[0020] FIG. 5 is a cross-sectional elevation view into the novel CSP of FIG. 4, as revealed by a section taken therein along the lines V—V, and in which the right side of the CSP is shown in an enlarged detail; and,
[0021] FIG. 6 is a bottom plan view of the novel CSP illustrated in FIGS. 4 and 5;
Detailed Description
[0022] FIG. 3 shows a conventional semiconductor wafer 10 of the type typically employed in the semiconductor industry. Such wafers 10 are round, have opposite top and bottom surfaces 12 and 14, respectively, a diameter of from about 6 to 12 inches, a thickness of from about 10 to 35 mils (0.254 mm to 0.890 mm), where 1 mil=0.001 inch, or 0.025 millimeter, and may comprise, e.g., crystalline silicon, gallium arsenide, selenium, or germanium.
[0023] The wafer 10 may have from less than a dozen to more than several hundred integrated circuit (“IC”) chips, or dies 16, integrally formed therein. The dies 16 are segregated from each other on the wafer 10 by mutually orthogonal “streets” 20, e.g., lines marked on or scribed in the top surface 12 of the wafer, and along which the wafer is cut to “singulate,” i.e., separate, the individual dies 16 from it.
[0024] Each die 16 in the wafer 10 includes an identical electronic IC device 18 (shown by phantom outline in FIGS. 4 and 5) formed in the top surface 12 thereof using conventional semiconductor fabrication techniques. Each die 16 has a plurality of conventional input-output terminal pads 22 on its top surface 14 that are connected by conductive paths 24 located below the top surface of the die to the electronic device 18 therein. In some dies 16, such as that shown in FIG. 4 and those in the prior art package 110 shown in FIG. 1, the terminal pads 22 are located around the periphery of the top surface 12 of the die and outboard of the electronic device 18 therein.
[0025] In other embodiments (not illustrated) to which the present invention has advantageous application, the electronic devices 18 may comprise memory devices, e.g., static or dynamic random access memory (“RAM”) devices, and may occupy the peripheral portion of the die. The terminal pads 22, on the other hand, may be formed in a central portion of the die 16 inside of the device. The only limitation in the application of the present invention to either of the two configurations of dies 16 discussed above is that the electronic device 18 must not be located below any of the terminal pads 22 on the die, for reasons that will become clear from the following description.
[0026] The method of the present invention begins with the provision of a semiconductor wafer 10, such as the one described above and illustrated in FIG. 3. FIG. 4 is a top plan view of a single die 16 taken from the wafer 10 and used in the CSP 30 of the invention. A cross-sectional view of the die 16 taken along the lines V—V in FIG. 4 is shown in FIG. 5, in which the right side of the die is shown in an enlarged detail view for clarity, and a bottom plan view of the die is shown in FIG. 6.
[0027] The method of the present invention includes forming vias 32 through each of the dies 16 in the wafer 10. In particular, the vias 32 are formed to extend completely through the dies 16 and a corresponding one of each terminal pad 22 thereon, as shown in FIGS. 4-6. Each via 32 has interior walls with an insulative, or dielectric, coating 34 formed thereon.
[0028] The vias 32 are ablatively formed by burning openings through the dies 16 and terminal pads 22 with a laser. In one advantageous embodiment, the vias 32 are burned through the dies 16 and pads 22 with a programmable CO2laser, which burns the vias at a temperature that is high enough to simultaneously form the insulative coating 34, viz., an oxide of the semiconductor material, e.g., SiO2, on the interior walls of the via during its formation. The dielectric layer 34 on the interior walls of the vias 32 is necessary to prevent an electrically conductive material ex- tending through the vias from shorting to the semiconductor material of the dies 16. By ablating the openings through the wafer 10 at a temperature that is high enough to simultaneously form an oxide coating 34 on the internal walls of the vias 32, the additional processing step of forming the insulative coating on the walls of the vias is eliminated.
[0029] However, it should be understood that the vias 32 can also be burned through the dies 16 and pads 22 with a laser, such as an excimer laser, that burns at a cooler temperature, i.e., one that is not hot enough to reliably form an oxide layer 34 on the interior walls of the vias of sufficient thickness. In such an embodiment, the dielectric layer 34 can be formed on the interior walls of the vias 32 after the openings for the vias have been formed by autoclaving the wafer 10 in an atmosphere of steam at a temperature of from about 800-900° C. until the desired thickness of oxide on the interior walls of the vias has been obtained.
[0030] The laser-formed vias 32 may be from about 1 to 3 mils in diameter before the conductive material is applied in them. In the embodiment of the CSP 30 illustrated in FIGS. 4-6, the vias 32 are about 3 mils in diameter, and are burned through the pads 22 around the periphery of each die 16 after the electronic device 18 is formed therein to avoid damage to the device when the vias 32 are burned through the wafer 10.
[0031] After the openings for the vias 32 have been formed in the wafer 10, the terminal pads 22 on the top surfaces 14 of the respective dies 16 are masked, and an insulative layer 36 of, e.g., silicon dioxide or silicon nitride, is formed over the entire surface of the wafer, excluding the terminal pads, but including the interior walls of the vias 32 if not previously coated with an oxide layer 34 during ablation of the vias, as described above. The insulative layer 36 can be formed by, e.g., autoclaving the wafer 10 in an atmosphere of steam, as described above.
[0032] A layer 38 of an electrically conductive material, e.g., a noble metal, such as copper, gold, platinum, nickel, or tantalum, is then formed over the entire bottom surface of the wafer 10, on the interior walls of the vias 32, and on the terminal pads 22 on the top surfaces 12 of the respective dies 16 such that a continuous, electrically conductive path extends between the terminal pads and the conductive layer. The conductive layer 38 can be formed on the wafer 10 by, e.g., electroplating or sputtering the material onto the wafer using known wafer fabrication techniques.
[0033] After the conductive layer 36 is formed on the bottom surface 14 of the wafer 10, it is patterned using, e.g., photo-etching techniques, to define pads 40 and circuit traces 42 therein, and in a BGA embodiment, mounting lands 44 for terminal balls 46 on the bottom surface thereof. In particular, the pads 40 are formed concentrically with the vias 32, as shown in FIGS. 5 and 6, and may function as input-output terminals of the CSP 30 by themselves, or in conjunction with a terminal ball or conductive lead attached thereto (not illustrated).
[0034] Alternatively, the pads 40 may be connected by circuit traces 42 to respective ones of a rectangular array of lands 44, as illustrated in FIG. 6, in which the terminal balls 46 have been omitted for clarity). Thus, in the particular embodiment illustrated in FIGS. 4-6, each terminal pad 22 of each IC device 18 is electrically connected through a via 32 to a similar pad 40 on the periphery of the bottom surface 14 of the die, which in turn, is connected by a circuit trace 42 on the bottom surface 14 of the respective die 16 to one of the terminal ball mounting lands 44 thereon. Thus, the conductive paths formed in each die 16 function to redistribute the input-output terminals of the device 18 on the top surface 12 of the die into a rectangular array of terminal balls 46 on the bottom surface 14 of the die without the use of a substrate.
[0035] Although the insulative layer 36 on the wafer 10 is sufficient to protect the electronic devices 18 on the dies 16 against environmental elements, including moisture, it may be desirable in some applications to apply an additional insulative coating 48 (omitted in FIGS. 4 and 6 for clarity), e.g., a polyimide resin, Paralene, or spun-on glass (“glassivation”), over the top and bottom surfaces 12 and 14 of the wafer, exclusive of openings for the lands 44 and terminal balls 46 thereon, if any, to protect the pads 40 and traces 42 from corrosion.
[0036] In one advantageous embodiment of the method of the invention, the individual CSPs 30 are tested and marked, and terminal balls 46 are attached to the lands 44, before the finished CSPs are singulated from the wafer 10. The terminal balls 46 can comprise solder balls, or alternatively, gold cylinders that are plated onto the lands 44, or gold balls that are welded to the lands with conventional ball bonding equipment, then coated with solder. Since it is difficult to accurately saw a wafer 10 having terminal balls 46 mounted on its bottom surface 14 from the top surface 12 thereof, it may be desirable to form “fiducials,” i.e., marks or indices 50 (see FIG. 6), on the bottom surface 14 of the wafer to serve as sawing guides, and to then saw the completed CSPs 30 from the wafer from the bottom surface of the wafer, rather than its top surface.
[0037] The resulting CSP 30 is truly “chip-sized,” and completely eliminates the added cost, size, and complexity of an interconnective substrate in or encapsulation of the package. As an additional advantage, the CSP 30 is mounted to an associated PCB with the active side facing up, which is a requirement in certain optical and micro-mechanical types of devices.
[0038] Those of skill in the packaging art will appreciate that the size of the finished CSP 30 of the present invention can vary greatly, depending on the particular type of application at hand. However, for illustrative purposes, an exemplary CSP 30, such as the one illustrated in FIGS. 4-6 may be about 200 mils (5.080 mm) on a side, about 11-26.5 mils (0.279-0.673 mm) thick, exclusive of terminal balls 46, and about 16-31.5 mils (0.406-0.800 mm) thick, inclusive of typically sized terminal balls, where 1 mil=0.001 in.=0.025 mm.
[0039] As those of skill in the art will by now appreciate, many modifications, variations, and substitutions are possible in the method and materials of the present invention without departing from its spirit and scope. For example, it may be seen that the invention is easily adapted to semiconductor dies 16 of the type described above that have input-output terminal pads 22 located in the central portion of the upper surface of the die, rather than the peripheral portion, as described above. Accordingly, the scope of the present invention should not be limited by the particular embodiments illustrated and described herein, as these are merely exemplary in nature. Rather, the scope of the present invention should commensurate with that of the claims appended hereafter and their substantial equivalents.
Claims
Certificate of Correction present
The claims shown below may not include correction changes. Use the corrected PDF for authoritative text.
What is claimed is:
1. A method for making a chip size semiconductor package (“CSP”), the method comprising:
providing a semiconductor wafer having opposite top and bottom surfaces and a plurality of dies integrally contained therein, each die having opposite top and bottom surfaces, an electronic IC device in the top surface thereof, and one or more input-output terminal pads on the top surface thereof and in electrical connection with the electronic device therein;
ablating a via having an interior wall through each die and a corresponding one of each terminal pad thereon;
forming a dielectric layer on the interior wall of each via;
forming an electrically conductive path through each via between the corresponding terminal pad and the bottom surface of the respective die; and,
cutting the dies from the wafer.
2. The method of claim 1, wherein the vias are ablated through the dies and pads with a laser.
3. The method of claim 2, wherein the laser is a CO2laser.
4. The method of claim 2, wherein the laser is an excimer laser.
5. The method of claim 1, wherein forming an electrically conductive path comprises:
masking the terminal pads on each die;
forming a dielectric layer on the bottom surface of the wafer;
forming an electrically conductive layer over the dielectric layer on the bottom surface of the wafer; and,
patterning the electrically conductive layer to form at least a portion of the conductive paths.
6. The method of claim 5, wherein forming a dielectric layer comprises autoclaving the wafer in an atmosphere of hot steam.
7. The method of claim 5, wherein forming an electrically conductive layer comprises sputtering or plating a metal onto the dielectric layer.
8. The method of claim 1, wherein forming a dielectric layer on the interior wall of each via comprises ablating the vias through the dies and pads at a temperature high enough to simultaneously for an oxide coating on the wall.
9. The method of claim 1, further comprising forming a layer of an insulating material over the top or the bottom surface of the wafer.
10. The method of claim 1, wherein forming an electrically conductive path comprises forming an electrically conductive pad on the bottom surface of the respective die and in electrical connection with the via.
11. The method of claim 1, wherein forming an electrically conductive path comprises forming an electrically conductive circuit trace on the bottom surface of the respective die and in electrical connection with the via.
12. The method of claim 1, wherein forming an electrically conductive path comprises forming a land on the bottom surface of the respective die and in electrical connection with the via.
13. The method of claim 12, further comprising attaching an electrically conductive terminal ball to the land.
14. The method of claim 13, wherein the dies are separated from one another by streets on the top surface of the wafer, and wherein cutting the dies from the wafer comprises:
forming fiducials on the bottom surface of the wafer and in registration with the streets; and,
sawing the wafer through from the bottom surface of the wafer in accordance with the fiducials thereon.
15. A method for making a chip size semiconductor package (“CSP”), the method comprising:
providing a semiconductor die having opposite top and bottom surfaces and an integrated circuit (“IC”) in the top surface thereof; and,
forming means in the die for electrically connecting the IC through the die and to the bottom surface thereof.
16. The method of claim 15, wherein forming the electrically connecting means in the die comprises
forming a via through the die; and,
forming an electrically conductive path through the via and between the IC and the bottom surface of the die.
17. The method of claim 16, wherein forming a via through the die comprises burning the via through the die with a laser.
18. The method of claim 16, wherein forming an electrically conductive path through the via comprises coating an interior wall of the via with an electrical insulator.
19. The method of claim 16, wherein forming an electrically conductive path through the via comprises coating an interior wall of the via with an electrical conductor.
20. The method of claim 15, wherein the die comprises one of a plurality of identical dies integrally contained in a semiconductor wafer, and further comprising singulating the die from the wafer.
Patent Citations (9)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US5229647(A) | 1993-07-01 | Gnadinger | Applicant |
| US5506756(A) | 1996-04-01 | Haley | Applicant |
| US5682062(A) | 1997-10-01 | Gaul | Applicant |
| US5858815(A) | 1999-01-01 | Heo et al. | Examiner |
| US5863813(A) | 1999-01-01 | Dando | Examiner |
| US5888884(A) | 1999-03-01 | Wojnarowski | Applicant |
| US5933711(A) | 1999-08-01 | Cho | Examiner |
| US5977624(A) | 1999-11-01 | Heo et al. | Examiner |
| US6002163(A) | 1999-12-01 | Wojnarowski | Applicant |