Wafer-pair having deposited layer sealed chambers

[0003] The present invention pertains to vacuum encapsulated microstructure devices. It, in particular, pertains to the vacuum seal of a cavity between two wafers, and, more particularly, to such two wafers having a plugable hole for evacuation of gases from the cavity.

[0004] Various devices, such as microstructure infrared (IR) devices, require vacuum encapsulation for optimal performance. Conventional vacuum packaging is complex and costly. Known prior art approaches to wafer level vacuum sealing cannot yield adequately low pressures, the best in the range of 0.5 torr. Such pressures resulted in 50 percent signal losses for thermoelectric (TE) devices as an example.

[0005] The present invention involves the sealing of two wafers together resulting in a cavity between the wafers with a plugable hole for the evacuating of gases from the cavity. The hole, after evacuation of gases from the cavity, is plugged with deposited metal. The result is an integral vacuum package (IVP). This approach permits the sealing of the two wafers together without having to create the vacuum seal at the same time. The final vacuum seal can be done in a high vacuum by either evaporation or the sputtering of a thick layer of metal to plug the small pump-out port. This approach allows a thorough baking out of the wafer to wafer seals and interior surfaces prior to a final vacuum seal. It separates the two functions and does not limit the bake-out to the solder processing steps. There is independent control over sealing and bake-out to maximize bond yield and minimize residual pressure. This approach also permits clear access of each vacuum cavity directly, thereby avoiding the need to pump from the periphery of the wafer inwards. The procedure here has been implemented and resulted in vacuum levels below 10 millitorr of residual pressure as measured by pressure sensors within the cavity. The seals cover significant substrate topography. Seals over topography of 0.25 microns have been demonstrated. The required processing temperatures are below 300 degrees Centigrade (C.). These chips can be handled with conventional chip handling equipment. Yields for this process exceed 90 percent. Costs of the present vacuum-sealed chips are 80 to 90 percent less than that of conventionally vacuum-sealed chips. The present approach results in sealed TE devices that have high temperature longevity for pressures below 100 millitorr; ten years is indicated by test data for ambient temperatures up to 150 degrees C.

[0006] FIGS. 1aand 1bshow plan and cutaway side views of a detector chip having a chamber with at least one port sealed by a deposited layer.

[0007] FIG. 2 shows a perspective view of the detector chip having at least one port sealed by deposited layer.

[0008] FIG. 3 reveals a wafer having a plurality of detectors with a deposited vacuum seal on a plurality of ports.

[0009] FIGS. 4a,4b,4c,4d,4e,4f,4g,4h,4i,4j,4k,4land 4millustrate the fabrication process for a detector wafer.

[0010] FIGS. 5a,5b,5c,5d,5eand 5fillustrate the fabrication process for a top cap wafer.

[0011] FIGS. 6a,6band 6cillustrate the steps of aligning, bonding and sealing the detector and top cap wafers.

[0012] FIGS. 1a,1band 2 show an illustration of a device 10 having at least one vacuum pump-out port 11 and a deposited plug final vacuum seal 12. The deposited layer 12 seals plug 11 to hermetically seal chamber 16. Wafers 13 and 14 are of the same material, such as silicon, thereby having the same coefficients of thermal expansion. Wafers 13 and 14 are adhered together at a solder seal ring 15. Wafer 13 is the detector chip and wafer 14 is the top cap. Cavity 16 is the chamber that contains an array 17 of detectors on the surface of wafer 13 and detects radiation which may come through an anti-reflective coated silicon window of top cap 14.

[0013] Cavity 16 is effected by a recess of about 125 microns into wafer 14 having a border 18. It is this cavity that is outgassed to result in a cavity vacuum. Top cap 14 is about 430 microns thick and chip 13 is about 500 microns thick. Seal ring 15 is a composition of 90 percent lead and 10 percent indium. Plug 12 is about 20 microns thick and is a composition of 50 percent lead and 50 percent indium.

[0014] FIG. 3 shows a wafer 20 having multiple chips 10 having a wafer-to-wafer sealing of the same material with for multiple cavities. Cavities 16 can be baked out and outgassed since each chamber 16 has an open port 11. Then in an environment of a vacuum, a deposition of metal 12 is applied to the wafer 13 surface having ports 11 and thereby close ports 11 and seal chambers 16 closed with a vacuum in the chambers. Solder balls for sealing of the ports closed has been tried with little success of maintaining a vacuum or low pressure in the cavities. The present wafers 13 and 14, after bonding and sealing, may be sawed into individual chips without breakage since the sealed top cap protects the fragile microstructure devices 17. Further, the plug will not be disturbed since it is a deposited layer 12 rather than some dislodgable solder ball or plug.

[0015] A process for developing chip 10 is shown in FIGS. 4athrough 4m.The process for detector wafer 13 starts out with a double polished (100) silicon wafer 13. In FIG. 4a,one micron layers 22aand 23aof thermal SiO₂are grown on wafer 13, and 0.3 micron layers 22band 23bof low pressure chemical vapor deposited (LPCVD) Si₃N₄. Si₃N₄layer 22band SiO₂layer 22aare removed from the “front” of wafer 13. A 1000 angstroms of a thermal SiO₂layer 24 is grown on the front of wafer 13 in FIG. 4b.A layer 25 of 2000 angstroms of Si₃N₄(bottom bridge nitride) is deposited on layer 24 in FIG. 4c.The first metal NiFe (60:40) of a thermocouple is deposited as a 1100 angstrom layer 26 on layer 25 and then first metal layer 26 is patterned with a first mask by ion milling resulting in the layout of FIG. 4d.

[0016] For the second metal of the thermocouple detectors, a thousand angstrom layer 27 of chromium is deposited on layers 25 and 26. Layer 27 in FIG. 4eis patterned with a second mask by ion milling and wet etching. A layer 28 consisting of 6000 angstroms of Si₃N₄is deposited on metal layers 26 and 27, and layer 25, as the top bridge nitride in FIG. 4f.An absorber 29 is deposited on layer 28 of FIG. 4gand patterned with a third mask. Absorber 29 is capped with a layer 30 of Si₃N₄. Plasma etched vias 31 to metal layer 27 are patterned and cut with the use of a fourth mask, as shown in FIG. 4h.Plasma etched vias 32 in FIG. 4ifor the final etch are patterned and cut with the use of a fifth mask. Five hundred angstroms of Cr, 2000 angstroms of Ni and 5000 angstroms of Au are deposited, patterned and lifted off for pad and solder frame metal 33 in FIG. 4j.Passivated leadouts 40 in first metal 26 or second metal 27 pass under the seal ring metal 33 in FIG. 4j.Plasma etched pump-out port vias 11 are patterned and cut on layers 23band 23aof the back of wafer 13 in FIG. 4k.There is a KOH etch of the back side of wafer 13 through 90 percent of wafer 13 for port 11 in FIG. 41. Port 11 is completed with an etch through via 32 to the front of wafer 13 as shown in FIG. 4m.

[0017] Top cap wafer 14, like detector wafer 13, is fabricated with films compatible with 300 degree C. bakes and low outgassing. Wafer 14 acts as the window for infrared devices 17. An additional constraint is that wafer 14 is made from low oxygen silicon (i.e., float zone silicon) to minimize the SiO₂absorption peak in the 8-14 micron wavelength window. Top cap wafer 14 is coated with an anti-reflection coating 34. Wafer 14 has a solder adhesion metal and solder ring 15 which matches detector wafer 13, a border 18 forming chamber 16 above detectors 17, and holes 35 through wafer 14 to access the wire bond pads on detector wafer 13.

[0018] FIGS. 5athrough 5fillustrate steps of fabrication for top cap 14. The starting material is a double polished (100) silicon wafer 14 grown by float zone for minimum oxygen content. 1.8 micron layers of thermally grown SiO₂36aand 37ain FIG. 5aare covered by 0.3 microns of LPCVD Si₃N₄layers 36band 37bto mask the KOH etching. Pattern and cut via 35 by plasma etching on outside layers 36aand 36band recess 16 on inside layer 37bof Si₃N₄in FIG. 5b.The wafer 14 is then put in a fixture to allow etching of the outside surface 35 and 36bwhile protecting the inside 16 and 37bto KOH etch wafer 14 through hole 35 to 90 percent of the way through top cap wafer 14, as shown in FIG. 5c.Wafer 14 is removed from the etching fixture and hole 16 is cleared of remaining SiO₂layer 37ain FIG. 5dby buffered oxide etch. Hole 35 is further etched through wafer 14 to layer 37ato complete bond pad hole 35. Also, FIG. 5dshows the etching that creates recess 16 on the inside of wafer 14. Nitride and oxide mask layers 36a,36b,37aand 37bare stripped from wafer 14. Antireflective coating 38 is applied to wafer 14. A solder ring pattern is applied to the inside surface encircling recess 16, by using a laminated Riston process for lift-off. Five hundred angstroms of Ti, 2000 angstroms of Ni and 500 angstroms of Au of adhesion metals 39 are deposited in an E-beam evaporator. A five micron layer 40 of InPb (10:90) solder is deposited onto adhesion metals 39 in the thermal evaporator. The Riston mask is lifted off and the field SiO₂in BOE etched off resulting in solder ring 18 in FIG. 5f.

[0019] Bonding and sealing detector wafer 13 and top cap wafer 14 are done with clean surfaces. Bonding surfaces of wafers 13 and 14 are sputter cleaned just prior to doing the wafer bond. The following sequence of events indicate how to align, bond and seal the wafer pair 13 and 14 of FIGS. 6a,6band 6c.To begin, the Au solder ring surface 33 of detector wafer 13 is sputter cleaned. The InPb surface of ring 18 of top cap wafer 14 is oxygen plasma cleaned. Wafers 13 and 14 of FIG. 6aare aligned in a bonding cassette using 0.002 inch spacers between the wafers. The aligned wafer pair is put in a vacuum press which is pumped to a good vacuum with a turbo pump. Wafers 13 and 14 are pressed together in FIG. 6b,with about 400 pounds of pressure. The temperature of the wafers is ramped up to 300 degrees C., which takes about one hour. Then wafers 13 and 14 are held at this achieved temperature and pressure for five minutes. Then wafers 13 and 14 are cooled down to room temperature, and the vacuum chamber is vented.

[0020] Bonded wafer pair 13 and 14 is put into an E-beam evaporation system for sputter cleaning of the pump-out port 11 surfaces, followed by adhesion layers of 500 angstroms of Ti, 1000 angstroms of Ni and 500 angstroms of Au. Wafer pair 13 and 14 is put into a thermal evaporator system; and a bake out of the wafer pair at 250 degrees C. is preferred for four hours under a vacuum. The wafer pair 13 and 14 is cooled down but the environment about the wafer pair is kept at the desired vacuum. Twenty microns of InPb (50:50) 12 is deposited onto the backside of detector wafer 13 to plug port 11 in FIG. 6c,to seal vacuum chamber 16 of wafer pair 13 and 14. On the wafer 20 scale, a plurality of ports 11 in a plurality of chips are plugged. Then wafers 13 and 14, combined as wafer 20, may be removed from the vacuum environment. Wafer 20 may be cut into individual chips 10, each having its own sealed chamber 16 enclosing detectors 17.

[0021] Further variations on this theme include top cap wafer 14 composed of Germanium for better IR transmission or ZnSe for broadband transmission (i.e., visible and IR) or other optical window materials for application specific optical bandpass behavior. Top cap wafer 14 may have integrated components built in or on the surface in addition to those on the detector wafer 13. Detector wafer 13 having a diaphragm pressure sensor integrated into it, the sealed chamber then forms a vacuum pressure reference. Detector wafer 13 may have infrared bolometer arrays with readout electronics integrated into the wafer. Detector wafer 13 may have moving parts to be sealed in a chamber for other functional purposes. The bonded wafer pair 13 and 14 in FIG. 6cmay be hermetically sealed with a controlled residual pressure of a specific gas type for optimal thermal, mechanical or other properties rather than simply evacuated for the devices within the chamber.