Determining a communication schedule between processors

[0003] This is a divisional of application Ser. No. 08/869,902, filed Jun. 5, 1997.

[0004] The present invention relates to a method of generating a communication schedule for transmitting and receiving data between processors constituting a parallel computer or a distributed multiprocessor system. In particular, the invention, in addition to being realized as one of the functions that a parallel compiler itself has, can also be employed in a communication library which is called out when an object program compiled by a parallel compiler is executed.

[0005] An important component for enhancing the performance of a parallel computer or a distributed multiprocessor system is the communication procedure in which communication is performed when transmitting and receiving data between processors. The communication speed between processors is considerably slower compared with the operating speed of a processor. Therefore, if communication is inefficiently performed, an enhancement in the system performance cannot be expected.

[0006] Thus, the conventional method performs inter-processor communication by using a relatively simple communication pattern of an asynchronous communication library. For this reason, there is the possibility that the communication waiting state will frequently occur. Consequently there are cases where a parallel computer which communicates data by a method such as this cannot exhibit sufficiently high performance.

[0007] Accordingly, it is an objective of the present invention to generate an optimum communication schedule in the communication between processors constituting a parallel computer or a distributed multiprocessor system.

[0008] Another objective of the present invention is to prevent a reduction in the efficiency of a system by preventing a reduction in the efficiency of a memory or a virtual memory system.

[0009] To achieve the aforementioned objectives, a first aspect of the invention provides a method of determining a communication schedule in the case where data communication is performed between a plurality of processors of a system. The method comprises the steps of (1) sorting processors, which transmit and receive data through the inter-processor communications, into a plurality of groups, (2) generating communication graphs each of which has nodes respectively corresponding to said groups and edges respectively corresponding to said inter-processor communications, for distances of said nodes, and (3) determining said communication schedule of said inter-processor communications so that the generated communication graphs correspond to communication steps of the inter-processor communication.

[0010] A second aspect of the invention provides a method of determining a communication schedule in the case where data communication is performed between a plurality of processors of a system. The method comprises the steps of (1) sorting processors, which transmit and receive data through the inter-processor communications, into N groups, (2) generating N−1 communication graphs each of which has N nodes respectively corresponding to said groups and edges respectively corresponding to said inter-processor communications, for distances 1 through N−1 of said nodes, and (3) determining said communication schedule of said inter-processor communications so that the generated N−1 communication graphs correspond to communication steps of the inter-processor communication.

[0011] A third aspect of the invention provides a recording medium whereupon there is recorded a computer program for determining a communication schedule in the case where data communication is performed between a plurality of processors of a system. The recording medium comprises (1) first instruction means for sorting processors, which transmit and receive data through the inter-processor communications, into a plurality of groups, (2) second instruction means for generating communication graphs each of which has nodes respectively corresponding to said groups and edges respectively corresponding to said inter-processor communications, for distances of said nodes, and (3) third instruction means for determining said communication schedule of said inter-processor communications so that the generated communication graphs correspond to communication steps of the inter-processor communication.

[0012] A fourth aspect of the invention provides a recording medium whereupon there is recorded a computer program for determining a communication schedule in the case where data communication is performed between a plurality of processors of a system. The recording medium comprises (1) first instruction means for sorting processors, which transmit and receive data through the inter-processor communications, into N groups, (2) second instruction means for generating N−1 communication graphs each of which has N nodes respectively corresponding to said groups and edges respectively corresponding to said inter-processor communications, for distances 1 through N−1 of said nodes, and (3) third instruction means for determining said communication schedule of said inter-processor communications so that the generated N−1 communication graphs correspond to communication steps of the inter-processor communication.

[0013] A fifth aspect of the invention provides a system which has a plurality of processor modules each comprising a processor, memory means, and communication means and where said communication means is able to input and output data at the same time. The system includes a parallel compiler which, when compiling a source program, executes an object program which includes a communication schedule for processors generated by executing the aforementioned methods.

[0014] Finally, a sixth aspect of the invention provides a system which has a plurality of processor modules each comprising a processor, memory means, and communication means and where said communication means is able to input and output data at the same time. The system includes a parallel compiler which, when compiling a source program to an object program, relates a parallel processing program region of said source program to a run time library which executes the aforementioned methods. The object program is executed based on a communication schedule for processors determined by executing said run time library when said object program is executed.

[0015] In accordance with the aforementioned aspects, a communication graph representing the communication relation between processors is generated wherein the communication which is executed may be grasped as a whole. Each pair of nodes that communicate are linked by an edge. Each edge of a communication graph is a communication between processors which is performed in a certain communication step. Those edges of a communication graph have the same distance. Therefor, when one communication related to a certain processor is executed in a certain communication step, the processor can be prevented from being occupied in another communication. In this way, occurrences of the waiting state of the processor can be reduced.

[0016] Particularly when communication graphs are generated for the distances 1 through N−1 of N nodes, these graphs are equivalent to complete communication graphs of N nodes. The optimum communication schedule of the complete communication graph whose communication amount is the same can be considered to be the coloring problem of a complete graph, and N−1 colors, that is, N−1 communication steps are optimum. By using this concept, optimum communication steps are generated.

[0017] FIG. 1 is a block diagram of a system with a plurality of processors;

[0018] FIG. 2 is a diagram showing a program list for an operation of an array;

[0019] FIG. 3 is a diagram showing an inter-processor communication schedule using a conventional method;

[0020] FIG. 4 is a flowchart showing the operation of an embodiment of the present invention;

[0021] FIG. 5 is a schematic view showing the communication state which occurs between 6 processors;

[0022] FIGS. 6(a), 6(b) and 6(c) are diagrams showing the transmitting and receiving processor groups and the virtual complete communication nodes in the example shown in FIG. 5;

[0023] FIGS. 7(a), 7(b) and 7(c) are diagrams showing a complete communication graph generated based on FIGS. 6(a), 6(b) and 6(c);

[0024] FIG. 8 is a diagram showing an actual communication schedule extracted from the complete communication graph of FIG. 7;

[0025] FIGS. 9(a) and 9(b) are diagrams showing segmentation of an array of data into blocks of data and processors where the blocks of data are stored;

[0026] FIG. 10 is a diagram showing the complete communication graphs of the program list of FIG. 2;

[0027] FIG. 11 is a state transition diagram in the case where data is redistributed between the entire processors;

[0028] FIG. 12 is a diagram showing the actual communication steps of the data redistribution of FIG. 11;

[0029] FIG. 13 is a state transition diagram in the case where data distribution is performed so that the number of processors is reduced;

[0030] FIG. 14 is a diagram showing the transmitting processor group, the receiving processor group, and the nodes of the complete communication graph in the example of FIG. 13;

[0031] FIG. 15 is a diagram showing the complete communication graph in the example of FIG. 14;

[0032] FIG. 16 is a diagram showing actual complete communication steps in the example of FIG. 15;

[0033] FIGS. 17(a), 17(b), 17(c) and 17(d) are diagrams showing the communication forms of simple communication patterns of a conventional communication library;

[0034] FIG. 18 is a diagram showing the state of an object program generated when a parallel compiler itself determines a communication schedule; and

[0035] FIG. 19 is a diagram showing the state of an object program generated when a run time routine determines a communication schedule.

[0036] FIG. 1 is a diagram showing the concrete structure of a system such as this. A plurality of processor modules 11 are connected to buses. Each processor module 11 has a cpu 12, a memory 13, and a communication device 14. The communication device 14 has an input-only buffer and an output-only buffer. This device 14 is able to perform input and output in parallel. Generally, a local bus which connects the CPU 12 and the communication device 14 together has not been duplexed but has a wide transmission band to the extent that communication delay will not arise even when it is used in a time-division manner.

[0037] The aforementioned system is able to execute a plurality of one-to-one communications at the same time. The one-to-one communication means that the communication which a single processor can perform at the same time is only a single transmission or a single reception, or only a single transmission-reception. Thus, the communication method in which a single processor can perform both transmission and reception at the same time is called full-duplex communication and employed in high-performance switches (HPSs), etc.

[0038] In general parallel computers, the communication between a plurality of processors, which occurs when a program is executed, is executed based on an asynchronous communication library. For example, a communication library such as MPI and EUI has a relatively simpler communication pattern being frequently used, in addition to normal instructions such as a send instruction and a receive instruction.

[0039] The aforementioned communication pattern is sorted into shift communication, broadcast communication, scatter communication, and gather communication. The shift communication, as shown in FIG. 17(a), is the communication from where each processor transmits data to the next processor in one direction. The broadcast communication, as shown in FIG. 17(b), is the communication form where data belonging to a single processor is transmitted to the all remaining processors. The scatter communication is a variation of the broadcast communication, and as shown in FIG. 17(c), one processor transmits different data to different processors, respectively. Finally, the gather communication, as shown in FIG. 17(d), is the communication form where data of all processors are gathered in a single processor.

[0040] When inter-processor communication is performed with the aforementioned communication patterns, all communications which are received based on the communication patterns by a certain processor are executed asynchronously. Then, until all communications which are executed by a communication library are completed,the processor is caused to be in a waiting state.

[0041] Thus, by asynchronously executing data communication, a certain processor can reliably receive or transmit all data. This communication system, however, is an asynchronous system based on communication patterns and not a system which is performed after grasping the entire communication to be executed. Therefore, in complicated communication there are cases where efficient communication is difficult to execute. This is because transmission is caused to be in a waiting state when a receiver receives data from another processor and thus the number of the entire communication steps (time) in increased.

[0042] In addition, because very large quantities of data are sent to a communication library at a time, the data has to be copied into the library. This reduces the efficiency of a cache storage or a virtual memory system. As a result, there is the possibility that system efficiency will be reduced considerably.

[0043] FIG. 2 is a diagram showing a program list for obtaining the solution of a determinant. A program such as this is processed as an object of parallel processing by a HPF (high-performance FORTRAN) compiler and frequently appears in a source program.

[0044] When a parallel processing program is executed by a parallel computer, an example of the inter-processor communication based on an asynchronous communication library is communication steps such as those shown in FIG. 3. As a result of the determination based on a simple communication pattern, 5 communication steps are required and thus it cannot be said that communication is being performed according to optimally scheduled procedure.

[0045] FIG. 1 is a block diagram of a system with a plurality of processors. A plurality of processor modules 11 are connected to buses. Each processor module 11 has a CPU 12, a memory 13, and a communication device 14. The communication device 14 has an input-only buffer and an output-only buffer. This device 14 is able to perform input and output in parallel. Generally, a local bus which connects the CPU 12 and the communication device 14 together is not duplexed but has a wide transmission band to the extent that communication delay will not arise even when it is used in a time-division manner.

[0046] In order for each processor module in the aforementioned system to efficiently execute calculations in parallel, a parallel compiler, for example, compiles a source program to an object program which can be processed in parallel. In this case communication needs to be executed between processors, but the communication scheduling between the processors is determined by the operational flow of algorithm shown in FIG. 4. The sequence of communications is generally executed by a communication library which is called out during execution, but the parallel compiler itself may determine the sequence. This point will be described later. A computer program with the algorithm of FIG. 4 has generally been stored in a recording medium such as floppy disk. With this recording medium, users are able to use the program.

[0047] Processor Sort (Step 40)

[0048] A plurality of processors, which constitute a parallel computer or a distributed multiprocessor system, are sorted into a group of processors which receive data (a receiving processor group) and a group of processors which transmit data (a transmitting processor group). In the case where a certain processor performs both data transmission and data reception, this processor is included in both the receiving processor group and the transmitting processor group. Therefore, when all processors perform both data transmission and data reception, the receiving processor group and the transmitting processor group are identical with each other.

[0049] In the case where communication such as that shown in FIG. 5 is needed between six processors (P1 through P6) when a program is executed, the receiving processor group and the transmitting processor group become as shown in FIGS. 6(a) and 6(b).

[0050] Communication Graph's Node Determination (Step 41)

[0051] A single receiving processor is taken out from the receiving processor group and also a single transmitting processor is taken out from the transmitting processor group. This pair of a receiving processor and a transmitting processor is taken to be one node of a communication graph generated later. When the number of elements of one processor group is greater than that of another processor group and therefore there are processors of the former group that have no corresponding processors of the latter group, a single processor constitutes one node.

[0052] FIG. 6(c) shows an example of the nodes of a communicating graph determined from the groups of FIGS. 6(a) and 6(b). In this example, the elements in the tables of the transmitting and receiving processor groups are sorted in the ascending order, so the nodes of a complete communication graph can be generated by merging both tables while scanning them once. Therefore, an amount of calculation for generating nodes is reduced. That is, if P is taken to be the number of elements of the processor group whose number of elements is larger, an amount of calculation to generate nodes will be increased linearly with respect to P. This increase, however, is small in comparison with the amount of calculation, P log P, in the case where tables have not been sorted.

[0053] When the number of processors performing communication is large as compared with the entire number of processors, the bit wise expression where no sort is needed is effective. In the bit wise expression, a processor number corresponds to a bit number in a bit string and one bit expresses whether or not the processor is present. By using the bit wise expression, the bit searching time is one clock and therefore the amount of calculation for node determination is reduced. The amount of calculation is increased linearly with respect to the entire number of processors, however, in a 32-bit processor the operating speed is 32 times increased by using the bit wise expression. On the other hand, in the case where processor groups have already been sorted as in this example or in the case where the number of processors performing communication is small as compared with the entire number of processors, the merging of sorted lists is faster than the bit wise expression. Therefore, a method of generating nodes may be switched according to communication status.

[0054] Initialization (n=1) (Step 42)

[0055] A variable n, which prescribes the node-to-node distance of a communication graph generated in the following steps, is defined and the initial value is set to 1.

[0056] Generation of a Communication Graph of Distance n (Step 43)

[0057] Based on the nodes determined in step 41, a communication graph of node-to-node distance n is generated. Initially, a communication graph of distance 1 (n=1) is generated.

[0058] Based on the entry numbers of the nodes generated in step 41, the distance that the entry number has is caused to correspond to each communication step. For example, the edge of distance 1 is caused to correspond to the first communication step and the edge of distance 2 is caused to correspond to the second communication step. First, a certain processor transmits data to a receiving processor of an entry of distance 1 and received data from a transmitting processor of an entry of distance−1. Then, by causing a directed edge to correspond to the distance 1 in the direction from transmission to reception, a communication graph of distance 1 is made.

[0059] If a communication graph of node-to-node distance 1 is generated based on the node table of the communication graph shown in FIG. 6(c), it will become as shown in FIG. 7(a). In this figure, a directed edge is present in the direction from node 4 to node 1, although a processor belonging to node 4 is only a receiving processor P6. In this case a virtual output processor φ is handled as being present in node 4. Because an actual communication step is finally determined in step 46 described later, a virtual processor which does not actually exist is taken to be a processor φ here.

[0060] Judgment of Whether n=N−1 (Step 44)

[0061] If the value of the variable n is not N−1, 1 is added to the variable n in step 45 and the process is returned to step 43. Here, N represents the number of nodes of the communication graph. If the variable n is N−1, step 46 is executed.

[0062] Step 43 through 45 are iterated. Each iteration generates a communication graph of distance n. This generates a complete graph where the number of nodes is N. In this embodiment the complete graph is used for generating a communication schedule. In the coloring problem of a complete graph, the chromatic number is an optimum solution, so it is found that N−1 communication steps are most efficient.

[0063] n=n+1 (Step 45)

[0064] In this step, 1 is added to n. When n=2, transmission to a receiving processor of an entry of distance 2 and reception from a transmitting processor of an entry of distance −2 are performed at the same time, as in the case of distance 1. In this way, the aforementioned steps are executed for distance 3 through distance N−1. FIGS. 7(b) and 7(c) show communication graphs of distance 2 and distance 3, respectively. All communication graphs of FIGS. 7(a), 7(b), and 7(c) constitute a complete communication graph.

[0065] Determination of an Actual Communication Schedule (Step 46)

[0066] The communication graphs at the respective distances generated in the aforementioned steps are virtual. That is, the complete communication graph includes a processor (φ) which does not actually exist and also includes different processors in the same node. Therefore, based on this virtual complete communication graph, there is the need to determine an actual communication schedule.

[0067] Initially, the directed edges including the processor φ are excluded from each of the aforementioned communication graphs. Edges of those communication graphs are actual communications. In this example, those communications are performed in three steps, and each i-the step executes communications of distance i.

[0068] FIG. 8 is a diagram showing an actual communication schedule extracted from the complete communication graph of FIG. 7. In FIG. 8 the communications of distance 1, distance 2, and distance 3 correspond to the aforementioned steps, respectively. Furthermore, if there are communications in a node, those are called communications of distance 0, and are performed in the initialization step. In this example, communications of distance 0 are added, finally, four communication steps are required.

[0069] In FIG. 8 communication from P4 to P4 exists like a processor P4 shown by oblique lines in the initialization. This means that an occurrence of delay is prevented by performing local copy at this timing, if necessary. If local copy is not necessary, there will be no need to do anything here.

[0070] In the aforementioned embodiment, the communications graphs from the distance 1 between nodes to the distance N−1, that is, a complete communication graph is generated and, based on this, a communication schedule is determined. However, in the present invention, a complete communication graph does not always need to be generated and it is important that the communication graph of each distance between nodes corresponds to each communication step.

[0071] The communication analysis in a program list of FIG. 2 is actually performed by using the aforementioned algorithm. Here, a description will be made of the case where each array data, described in this program list, is segmented into blocks of data and stored in 16 processors as shown in FIG. 9(a). That is, array data A(i, j) (where 1≦i≦1000 and 1≦j≦1000) is segmented into blocks of data in both dimensions of A and blocks are stored in processor array P(4, 4). For example, the block of data from an array A(251, 1) to an array A(500, 250) is stored in a processor P1 and the block of data from an array A(1, 1) to an array A(250, 250) is stored in a processor P2. In the same way, array data B(i, j) and array data C(i, j) are segmented into blocks of data and stored in processors, as shown in FIG. 9(a).

[0072] In many HPF (high performance FORTRAN) processing systems, the calculation of a certain assignment statement is performed by processors that have the array data on the left side of the assignment statement in their own local memory. Thus, the processors which perform calculation of a certain assignment statement are called owners. If the array data on the right side of the assignment statement is stored in the local memory of processors other than owners, there will arise the need to transmit the data to the owners.

[0073] Owners which calculate the assignment statement (a) in the program list of FIG. 2 are processors which have the left-side array data A(i, j). In the “DO” loop of i=1 and j=1, for example, the calculation of the assignment statement (a) is executed by processor p1 which has stored the array data A(1, 1) existing on the left side. In this case the right-side array data needed for the processor 1 to calculate the left-side array data A(1, 1) are A(1, 1), B(1, 1) through B(1, 1000), and C(1, 1) through C(1000, 1).

[0074] Regions to be communicated are calculated to complete the assignment by using the segmentation information of array data such as that shown in FIG. 9(a). The A(1, 1) on the right side has exactly the same index equation as the left side and is the data stored in the processor P1 which is the owner, so there is no need for communication.

[0075] FIG. 9(b) is a diagram showing communications among processors which are necessary for calculating the array A on the left side of the assignment statement. In this figure, the processor P1 requires the oblique-line portion of the array B and the oblique-line portion of the array C when calculating the oblique-line portion of the array A, so communication takes place between processors where these blocks of data are stored.

[0076] As evident in FIG. 9(b), the block of data B(1, 1) through B(1, 250) stored in the processor P1 (owner), the block of data B(1, 251) through B(1, 500) stored in the processor P5, the block of data B(1, 501) through B(1, 750) stored in the processor P9, and the block of data B(1, 751) through B(1, 1000) stored in the processor P13 are necessary for calculating array data A(1, 1). Therefore, it is found that single complete communication is performed between the processors (P1, P5, P9, P13) where data is segmented into blocks in the second dimension.

[0077] Also, the block of data C(1, 1) through C(250, 1) stored in the processor P1 (owner), the block of data C(251, 1) through C(500, 1) stored in the processor P2, the block of data C(501, 1) through C(750, 1) stored in the processor P3, and the block of data C(751, 1) through C(1000, 1) stored in the processor P4 are necessary for calculating the array data. Therefore, it is found that single complete communication is performed between the processors (P1, P2, P3, P4) where data is segmented into blocks in the first dimension.

[0078] The receiving processor group and the transmitting processor group of the group (P1, P5, P9, P13) are as follows. (The same segment of the array B is transmitted to processors P5, P9, and P13 as well as P1.)

[0079] Equation 1

[0080] Receiving processor group: (P1, P5, P9, P13)

[0081] Transmitting processor group: (P1, P5, P9, P13)

[0082] Nodes of the complete communication graph are generated from the aforementioned groups as follows.

[0083] Equation 2

[0084] inout: P1 . . . Node P1

[0085] inout: P5 . . . Node P5

[0086] inout: P9 . . . Node P9

[0087] inout: P13 . . . Node P13

[0088] Since the number of nodes is 4 (N=4), complete communication graphs are generated for distances up to distance 3 (N−1=3), respectively. The result is shown in FIG. 10.

[0089] In the example of FIG. 10 a different processor is not present in the same node, so the initialization is not needed. In addition, the virtual processor φ does not exist. Therefore, three complete communication graphs, as they are, become actual communication patterns. That is, communication is completed in three communication steps, which correspond to the communication graphs of distance 1, distance 2, and distance 3, respectively.

[0090] Although the aforementioned description has been made of array data A(1, 1), it is also exactly true for the calculation of array data A(1, 2) through A(250, 250).

[0091] Consider B(1, 1) through B(1000, 1000) of the array data B in accordance with the aforementioned procedure. By the aforementioned communication analysis, 4 complete communications are performed between processors grouped in the second dimension. More specifically, one complete communication is performed between processors P1, P5, P9, and P13. Likewise, the other 3 complete communications are performed between processors P2, P6, P10, and P14, between processors P3, P7, P11, and P14, and between processors P4, P8, P12, and P16, respectively.

[0092] The aforementioned 4 complete communications are performed in parallel and the communication needed for the array data B is completed. In this case the requisite communication steps are three steps, which correspond to distance 1, distance 2, and distance 3. Thus, the communication cost is 3. Notice that the cost of the communication using the aforementioned algorithm is reduced as compared with the cost of the communication using the conventional method shown in FIG. 3.

[0093] In the case of array data C, 4 complete communication groups are made in the first dimension. By executing the same procedures as the case of the array data B, communication can be completed in 3 communication steps.

[0094] While the aforementioned embodiment has been described with relation to the case where a communication device is fully duplexed, it is also applicable to half-duplex communication. In the case of half-duplex communication, each step is divided into two steps.

[0095] Furthermore, the algorithm, shown in the aforementioned embodiment, is applicable when data that is communicated before the execution of a parallelized loop is prefetched by message vectors. Moreover, the algorithm is applicable when data is redistributed or when distributed data bases are reconstructed.

[0096] FIG. 11 shows a data redistribution between the entire processors. Redistribution such as this arises in the case where one algorithm has parallelism in the first dimension of a two-dimensional array and the other algorithm has parallelism in the second dimension of the two-dimensional array, or in the case where a data segmenting method is changed from block segmentation to cyclic segmentation.

[0097] In the case of the aforementioned redistribution, all processors attain a complete communication graph and, by using the aforementioned algorithm, an optimum communication schedule can be determined. In this case there is no necessity of initialization, so communication can be performed in the number of communication steps less than the number of processors by one. FIG. 12 shows the actual communication steps of the data redistribution of FIG. 11. The respective distances correspond to the respective communication steps, so the number of communication steps is 3.

[0098] FIG. 13 shows a data redistribution where the number of processors is reduced. The transmitting processor group, the receiving processor group, and the nodes of the complete communication graph are shown in FIG. 14. The complete communication graphs in this example are shown in FIG. 15. From these complete communication graphs, an actual optimum communication schedule is obtained as shown in FIG. 16. As evident in this figure, communication can be performed in 4 communication steps.

[0099] A parallel compiler may have the aforementioned algorithm, or the algorithm can be used in one of the run time libraries as a communication schedule determining routine.

[0100] FIG. 18 is a diagram showing the case in which a parallel compiler itself has the aforementioned algorithm. The parallel compiler detects a parallel processor program, such as that shown in FIG. 2, from a source program and determines an inter-processor communication schedule when it is compiled in accordance with the aforementioned algorithm.

[0101] FIG. 19 is a diagram showing the case in which the aforementioned algorithm is employed as a communication schedule determining library routine. When the parallel compiler detects communications in the source program shown in FIG. 2, the compiler generates an object program where the program portion of the source program is related to a communication schedule determining routine. More specifically, when compiling, the parallel compiler only relates the program portion to a certain routine in the run time library and does not determine any concrete communication schedule. When a system executes the object program, the related routine is called out and an optimum communication schedule is determined when the routine is executed. The aforementioned algorithm does not require a large amount of calculation for determining the optimum communication schedule. Therefore, even if the calculation is performed at runtime, the inter-processor communication can be performed faster than the conventional method.

[0102] In many cases the aforementioned algorithm is used to schedule inter-process communication at runtime, however the overhead time to analyze this communication is very short and optimum communication can be performed without a substantial waiting time. A high-speed communication library can be implemented which uses the aforementioned algorithm.

[0103] Furthermore, the aforementioned algorithm is applied mainly to a network which can perform one-to-one transmission-reception at the same time, such as HPS. However, it is also applicable to a token ring or a LAN (in the entire system only a pair of processors that performs one-to-one transmission/reception is allowed).

[0104] Advantages of the Invention

[0105] In this way, the present invention schedules communications that occur in the multiprocessor system after those communications are grasped as a whole. When data is transmitted or received, occurrences of the waiting state can be reduced. Thus, effective communication among processors can be achieved. In particular, by employing complete communication graphs, generation of an optimum communication schedule is attained. The invention also improves the system performance by reducing an inefficient use of a memory or a virtual memory system.