US 6,249,557 B1Grant
Apparatus and method for performing timing recovery
Issue Date:2001-06-19
•17 Claims
•7 Drawing Sheets
Abstract
A timing recovery circuit is disclosed that prevents phase error over-compensation. The timing recovery circuit includes a phase scanner for determining when phase error over-compensation has occurred and generating a signal for preventing dual phase compensation in response thereto thereby providing an accurate recovered clock signal. The timing recovery circuit also includes a feed-forward equalizer having a plurality of taps providing coefficients for filtering and adapting the input timing recovery circuit to an input signal. The phase scanner compares the tap coefficients to generate signal for preventing phase over-compensation by the feed-forward equalizer. A phase detector is provided for sampling coefficients from the feed-forward equalizer, error signals and output data and generating a phase signal used to generating the recovered clock signal. The signal for preventing phase over-compensation is mixed with the phase signal to generate the recovered clock signal.
Metadata
Assignee
- Level One Communications, Inc.
Inventors
- Hiroshi Takatori
- Stanley K. Ling
- Amit Gattani
- John R. Camagna
Application Information
Application Number:US 09/033,769
Filing Date:1998-03-03
Priority Date:1997-03-04
Art Unit:7
Classifications
IPC:
H04L 700
Field of Search:
375373375376375375375326375327375354375293375234375355360 46369 59
Patent Drawings (7 sheets)
Description
[0002] This application claim benefit to U.S. provisional application No. 60/039,802 Mar. 4, 1997.
Background of the Invention 1. Field of the Invention
[0003] This invention relates in general to a timing recovery system and method, and more particularly to a phase-locked loop timing recovery system and method which is highly effective in eliminating re-activation. 2. Description of Related Art
[0004] At a receiver in a typical communication system, an analog-to-digital converter is utilized to convert a received continuous-time signal into a discrete-time format. One problem which is encountered in this type of system is that the local receiver clock and the remote transmitter clock are asynchronous. If the receiver clock is slower than the transmitter clock, after a long enough period of time, one sample of the received continuous-time signal will be lost. On the other hand, if the local receiver clock is faster than the remote transmitter clock, after a long enough period of time, an extra sample of the received continuous-time signal will be obtained. Thus, the problem of recovering the clock signal is an important problem in many communication systems.
[0005] Recently, several high speed digital data services have become commercially available. These high speed digital data services are known as the ISDN(Integral Services Digital Network) basic rate, HDSL(High Speed Digital Subscriber Loop), HDSL2(High Speed Digital Subscriber Loop 2), ADSL(Asymmetric Digital Subscriber Loop), and Tl services.
[0006] In these transmission system, the transceiver needs to recover the clock signal to provide the high speed services. In particular, a phase-locked loop (PLL) is need to obtain the clock signal. At the slave side(normally called Remote side, RT), the loop timing needed to be acquired from the received signal sent from the master side(normally called Central Office side, CO). The RT transmitter sends back a signal to the CO side with the synchronous time base acquired in its receiver phase-locked loop. Further, some systems use the signal carrierless AM/PM (CAP) or quadrature amplitude modulation (QAM) signal as the line code, which is very effective when the cable loss is heavily distorted due to skin effect of the cable and the open-ended stub, bridged taps.
[0007] One prior phase-locked loop method 100 is illustrated in FIG. 1. In FIG. 1, an input signal 110 is sampled according to a clock signal 112 and input to an analog-to-digital converter 114. The digital output of the analog-to-digital converter 114 is passed through the feed-forward equalizer 120 and the decision feedback equalizer 122 to produce the output data 124. To recover the clock signal 112, the input is sampled and rectified by the rectifier 130. Then the rectified signal is passed through a high Q bandpass filter 140. The output of the bandpass filter 140 is then passed to a comparator 150 for determining the clock signal based upon, for example, a comparison of the output of the bandpass filter and a threshold signal.
[0008] The phase-locked loop circuit 100 in FIG. 1 needs a high-Q bandpass filter 140 to extract the carrier component of the input signal 110. However, this method is not practical to implement with CMOS circuitry, since highly accurate LC components 160 that are needed to achieve the high Q bandpass filter 140 can not be accurately controlled by the current CMOS technology. Hence, such a system 100 needs expensive external components.
[0009] Yet another prior method 200 is illustrated in FIG. 2. The phase-locked loop circuit 200 illustrated in FIG. 2 shows the sampling of an input signal 210 according to a derived clock signal 212, which is then provided to an analog-to-digital converter 214. The digital output of the analog-to-digital converter is passed through the fractionally spaced feed-forward equalizer 220 and the decision feedback equalizer 224 to produce the output data.
[0010] The output of the fractionally spaced feed-forward equalizer 220 provides an input to the phase-locked loop 230. From the output of the fractionally spaced feed-forward equalizer 224, the phase is determined by a phase detector 232 which is then passed through a loop filter 234. The loop filter 234 controls a voltage-controlled oscillator 236 to generate the clock signal 212.
[0011] However, the fractionally spaced feed-forward equalizer 220 tends to adjust phase error by itself, i.e., the fractionally spaced feed-forward equalizer 220 only needs the frequency adjustment. However, the phase-locked loop 230 also tries to detect and adjust for phase error. Therefore, this dual phase error compensation via the two paths fight each other and do not converge. Thus, this method requires re-acquisition because of the meta-stability caused by the mutual interaction between phase-locked loop 230 and the feed-forward equalizer 224.
[0012] Regarding this meta-stability, the feed-forward equalizer 224 has to be a fractionally spaced feed forward equalizer (FFE) to achieve high transmission quality of the bit error rate performance under the hash cable environment described above. The fractional spaced feed forward equalizer is basically finite impulse response (FIR) filter. Since, the FIR filter is fractionally spaced, i.e., the input is sampled N times faster than the symbol speed and fed to the FIR which has the unit delay of Tsymbol/N, where Tsymbol is the symbol period, the timing is self-adjusted. Therefore, it is not easy to extract correct timing information from the equalizer parameters.
[0013] It can been seen, then, that there is a need for an effective technique to acquire timing in digital data network.
[0014] It can be seen that there is a need for a phase-locked loop and method that is implemented using current CMOS circuit technology and which is highly effective in eliminating re-activation.
Summary of the Invention
[0015] To overcome the limitations in the prior art described above, and to overcome other limitations that will become apparent upon reading and understanding the present specification, the present invention discloses a phase-locked loop timing recovery system and method which is highly effective in eliminating re-activation.
[0016] The present invention solves the above-described problems by providing a timing recovery circuit that prevents phase error over-compensation.
[0017] A system in accordance with the principles of the present invention includes a phase scanner for determining when phase error over-compensation has occurred and generating a signal for preventing dual phase compensation in response thereto thereby providing an accurate recovered clock signal.
[0018] Other embodiments of a system in accordance with the principles of the invention may include alternative or optional additional aspects. One such aspect of the present invention is that the timing recovery circuit includes a feed-forward equalizer having a plurality of taps providing coefficients for filtering and adapting the input timing recovery circuit to an input signal.
[0019] Another aspect of the present invention is that the phase scanner compares the tap coefficients to generate a signal for preventing phase over-compensation by the feed-forward equalizer.
[0020] Another aspect of the present invention is that the timing recovery circuit further includes a phase detector for sampling coefficients from the feed-forward equalizer, error signals and output data and generating a phase signal used to generating the recovered clock signal.
[0021] Another aspect of the present invention is that the signal for preventing phase over-compensation is mixed with the phase signal to generate the recovered clock signal.
[0022] Yet another aspect of the present invention is that the feed-forward equalizer is a fractionally spaced feed-forward equalizer.
[0023] Another aspect of the present invention is that the phase scanner further includes a comparator for comparing two taps from the feed-forward equalizer to generate a comparator output signal indicating whether over-compensation by the feed-forward equalizer has occurred, the comparator output signal being mixed with a scan phase signal to generate the signal for preventing phase over-compensation by the feed-forward equalizer.
[0024] Another aspect of the present invention is that the phase detector further includes a first circuit for processing a center tap from the feed-forward equalizer and a reference signal to generate a first control signal and a second circuit for processing the error signals and the data output signal to generate a second control signal, the first and second control signal being combined to produce the phase control signal.
[0025] Still another aspect of the present invention is that the second circuit further includes a first mixer for combining a first error signal and a first data signal to produce a first product signal and a second mixer for combining a second error signal and a second data signal to produce a second product signal, the first and second product signals being combined and integrated by a predetermined factor to produce the second control signal.
[0026] Another aspect of the present invention is that the digital signal is split into an in-phase signal and a quadrature signal, and the feed-forward equalizer further includes an in-phase feed-forward equalizer for processing the in-phase signal and a quadrature feed-forward equalizer for processing the quadrature signal, and wherein the first error signal is an in-phase error signal and the second error signal is a quadrature error signal and the first data signal is an in-phase data signal and the second data signal is a quadrature data signal.
[0027] These and various other advantages and features of novelty which characterize the invention are pointed out with particularity in the claims annexed hereto and form a part hereof. However, for a better understanding of the invention, its advantages, and the objects obtained by its use, reference should be made to the drawings which form a further part hereof, and to accompanying descriptive matter, in which there are illustrated and described specific examples of an apparatus in accordance with the invention.
Brief Description of the Drawings
[0028] Referring now to the drawings in which like reference numbers represent corresponding parts throughout:
[0029] FIG. 1 illustrates a first prior phase-locked loop method;
[0030] FIG. 2 illustrates a second prior phase-locked loop method;
[0031] FIG. 3 illustrates a block diagram of the timing recovery system according to the present invention;
[0032] FIGS. 4aand 4billustrated the detail block diagrams for the main phase detector and the phase scanner respectively;
[0033] FIG. 5 shows that CAP isolated pulses for I and Q pulses;
[0034] FIG. 6 illustrates the waveforms for the outputs of FFE-i and FFE-q of FIG. 3; and
[0035] FIG. 7 illustrates a detailed circuit diagram of a timing recovery circuit according to the present invention.
Detailed Description of the Invention
[0036] In the following description of the exemplary embodiment, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration the specific embodiment in which the invention may be practiced. It is to be understood that other embodiments may be utilized as structural changes may be made without departing from the scope of the present invention.
[0037] The present invention provides a phase-locked loop and method that is implemented using current CMOS circuit technology and which is highly effective in eliminating re-activation. Particularly, the phase-locked loop system and method is effective for a system which uses carrierless AM/PM (CAP) or quadrature amplitude modulation (QAM) line code.
[0038] FIG. 3 illustrates a block diagram of the timing recovery system 300 according to the present invention. The timing recovery system 300 samples an input signal 310 according to a derived clock signal 312. The sampled input signal 310 is then provided to an analog-to-digital converter 314. The digital output of the analog-to-digital converter 314 is passed through to a feed-forward equalizer 320 and a decision feedback equalizer 324 to produce the output data 326. The feed forward equalizer 320 adapts to the line response so that the node immediately prior to the decision feedback equalizer (DEE) 324 sees no precursor intersymbol interference (ISI) which cannot be cancelled.
[0039] The output of the feed-forward equalizer 320 also provides an input to a phase-locked loop 330. The output of the feed-forward equalizer 320 is provided to a phase detector 332 for generating a phase control signal 333 that is provided to a loop filter 334. The loop filter 334 controls a voltage-controlled oscillator 336 to generate the clock signal. However, in the timing recovery circuit 300 of FIG. 3, coefficients 338 from the feed-forward equalizer 320 are passed to a phase scanner 340 that provides a phase scan signal 342 which is combined with the phase control signal 333 from the phase detector 332.
[0040] The main phase detector 332 creates the useful timing information from the several tap coefficient values 339 in the feed-forward equalizer 320, error signals 350, and recovered data 360. The phase scanner 340 monitors the relation between feed-forward equalizer coefficient values 338 and when the phase scanner 340 judges that the coefficient values 338 are in the wrong state, the phase scanner 340 forces the phase-locked loop 330 to create a phase jump to eliminate the phase-locked loop from being stuck at the wrong stable phase.
[0041] Two control signals 333, 342 from the main phase detector 332 and phase scanner 340, respectively, are added together and fed to the loop filter 334 to drive the voltage control oscillator 336. The controlled clock signal 312 is then used to determine the sampling instance of the input signal 310 which is quantized by the A/D converter 314.
[0042] FIGS. 4aand 4billustrate the detail block diagrams for the main phase detector 410 and the phase scanner 450, respectively. In FIG. 4a, by way of example, only one feed-forward equalizer coefficient 412, H(nl), is used in the phase detector 410. The reference value 414, REF, is subtracted from coefficient H(nl) 412 which is then multiplied by the amplifier 416 by a gain factor 418, G. This process creates one of the two control signals, control-1 420.
[0043] On the other hand, the two products 422, 424 are calculated from the combination of err-i 426, err-q 428, data-i 430, and data-q 432. The two products 422, 424 are added 434 and integrated 436 by a factor, Z to generate the second control signal, control-2 440. The second control signal, control-2 440, is added with control-1 to form the final phase control signal 442 at the output of phase detector 410.
[0044] FIG. 4billustrates a detailed embodiment for the phase scanner 450. In FIG. 4b, two coefficients 452, 454 are compared in comparator 460. The output 462 of the comparator 460 is a logic one if the first coefficient 452 to the comparator 460 is greater than the second coefficient 454 to the comparator 460. The output 462 of the comparator 460 is a logic zero if the first coefficient 452 to the comparator 460 is less than or equal to the second coefficient 454 to the comparator 460. The output 462 of the comparator 460 is mixed with the scan phase 470 to generate the phase scan control signal 472.
[0045] FIG. 5 shows that CAP isolated pulses for I 510 and Q 520 pulses. These pulses 510, 520 are fed to the two parallel feed-forward equalizers, FFE-i 321 and FFE-q 322, respectively, as shown in FIG. 3.
[0046] The waveforms 600 shown in FIG. 6 are the outputs of FFE-i 321 and FFE-q 322 of FIG. 3 for those CAP isolated pulses. For example, for the case for the null cable and after feed-forward equalizers are converged, CAP I and Q isolated pulses are fed to the input at different times and plotted on the same time axis. As can be seen in this figure, plot A 620 and C 624 are the output of FFE-I 321 and FFE-q 322 when I pulse is sent and plot B 622 and D 626 are FFE-q 321 and FFE-I 322 outputs driven by the CAP Q pulse. FIG. 6 demonstrates that the timing information is created by the combination of products as shown below in equation 1.
[0047] Timing Information=err-q*out-i−err-i*out-q Eqn. 1
[0048] FIG. 7 illustrates a detailed circuit diagram of a timing recovery circuit 700 according to the present invention. In FIG. 7, the center tap of the FFE-q 722 is used for the H(n1) 770 previously described in FIG. 4aand Reference is set to zero. The gain 772, G, is set to 5.0. The comparison of +/−2 tap positions 774, 776 of FFE-q 721 is used to drive the Phase Scanner 740 as described in FIG. 4b. The control of AGC is performed according to equation 2:
[0049] AGC=AGC−(err-i*out-i+err-q*out-q)/2**mue Eqn. 2
[0050] where AGC is the AGC gain, and mue is typically selected to be in a range between 14 and 20.
[0051] As shown in FIG. 7, the phase scanner 740 is used to eliminate the problem of dual phase error compensations. The phase scanner 740 forces the feed-forward equalizer 720 not to make a phase compensation. This can be done by monitoring the two feed-forward equalizer FFE-q 722 coefficient values: (H(n3)) 776 and (H(n2)) 774. This can be explained by looking at FIG. 5.
[0052] If the best timing phase is assumed to be the top of the I-signal, around t=8.2 530, from the nature of the CAP signal, in this example, the Q-signal has zero-crossing 540 at around this optimal timing phase. When the feed-forward equalizer tries to compensate the phase error from this optimal timing, feed-forward equalizer coefficients shown in FIG. 7, H(n2) 774 and H(n3) 776 will change their values. For example, when the phase is delayed, the H(n2) 774 value becomes bigger and H(n3) 776 becomes smaller. The scan control 740 uses these characteristics and when the phase scanner 740 detects that the feed-forward equalizer FFE-q 722 has over-compensated for the phase error, the phase scanner 740 sends an output 742 which is added to phase control signals control-1 780 and control-2 782. Thus, the scan control eliminates dual phase error compensation.
[0053] The foregoing description of the exemplary embodiment of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. It is intended that the scope of the invention be limited not with this detailed description, but rather by the claims appended hereto.
Claims
Certificate of Correction present
The claims shown below may not include correction changes. Use the corrected PDF for authoritative text.
What is claimed is:
1. A timing recovery circuit, comprising:
a phase scanner for determining when phase over-compensation has occurred and generating a signal for preventing phase over-compensation in response thereto thereby providing an accurate recovered clock signal;
a feed-forward equalizer having a plurality of taps providing coefficients for filtering and adapting the input timing recovery circuit to an input signal;
a phase detector for sampling the coefficients from the feed-forward equalizer, error signals and output data and generating a phase signal used to generating the recovered clock signal; and
wherein the signal for preventing phase over-compensation is mixed with the phase signal to generate the recovered clock signal.
2. The timing recovery circuit of claim 1, wherein the phase scanner compares the tap coefficients to generate signal for preventing phase over-compensation by the feed-forward equalizer.
3. The timing recovery circuit of claim 1, wherein the feed-forward equalizer is a fractionally spaced feed-forward equalizer.
4. The timing recovery circuit of claim 1,
wherein the phase scanner further comprises a comparator for comparing two taps from the feed-forward equalizer to generate a comparator output signal indicating whether over-compensation by the feed-forward equalizer has occurred, the comparator output signal being mixed with a scan phase signal to generate the signal for preventing phase over-compensation by the feed-forward equalizer.
5. The timing recovery circuit of claim 1 wherein the phase detector further comprises a first circuit for processing a center tap from the feed-forward equalizer and a reference signal to generate a first control signal and a second circuit for processing the error signals and the data output signal to generate a second control signal, the first and second control signal being combined to produce the phase control signal.
6. The timing recovery circuit of claim 5 wherein the second circuit further comprises a first mixer for combining a first error signal and a first data signal to produce a first product signal and a second mixer for combining a second error signal and a second data signal to produce a second product signal, the first and second product signal being combined and integrated by a predetermined factor to produce the second control signal.
7. The timing recovery circuit of claim 6 wherein the digital signal is split into a in-phase and quadrature signal, and the feed-forward equalizer further comprising an in-phase feed-forward equalizer for processing the in-phase signal and a quadrature feed-forward equalizer for processing the quadrature signal, and wherein the first error signal is an in-phase error signal and the second error signal is a quadrature error signal and the first data signal is an in-phase data signal and the second data signal is a quadrature data signal.
8. A timing recovery circuit, comprising:
a switch for sampling an incoming line code signal, the switch sampling the incoming signal according to a recovered clock signal;
an analog-to-digital converter, coupled to the switch, for converting the incoming line code signal to a digital signal;
a feed forward equalizing means, coupled to the analog-to-digital converter, for receiving the digital signal and for filtering the incoming signal, wherein the feed-forward equalizer includes a plurality of taps and the feed-forward equalizer filtering the input signal to adapted the input signal to the line code;
a decision feedback equalizer, coupled to the feed forward equalizer, for cancelling intersymbol interference in the filtered signal and generating error signals and a data output signal; and
a phase-locked loop, coupled to the feed forward equalizer, for generating the recovered clock signal in response to a signal received from the feed forward equalizer, the phase-locked loop further comprising:
a phase detector for generating a phase signal based upon tap coefficients from the feed forward equalizer, and error signals and a data output from the decision feedback equalizer; and
a phase scanner, coupled to the feed-forward equalizer, for determining when phase over-compensation has occurred and generating a signal for preventing phase over-compensation in response thereto, the phase signal and the signal for preventing phase over-compensation being combined to derive a recovered clock signal.
9. The timing recovery circuit of claim 8, wherein the phase-locked loop further comprises a loop filter and a voltage controlled oscillator, the combination of the phase signal and the signal for preventing phase over-compensation driving the loop filter and voltage controlled oscillator to generate the recovered clock signal.
10. The timing recovery circuit of claim 8 wherein the feed-forward equalizer is a fractionally spaced feed-forward equalizer.
11. The timing recovery circuit of claim wherein the phase scanner further comprises a comparator for comparing two taps from the feed-forward equalizer to generate a comparator output signal indicating whether over-compensation by the feed-forward equalizer has occurred, the comparator output signal being mixed with a scan phase signal to generate the signal for preventing phase over-compensation by the feed-forward equalizer.
12. The timing recovery circuit of claim 11 wherein the phase detector further comprises a first circuit for processing a center tap from the feed-forward equalizer and a reference signal to generate a first control signal and a second circuit for processing the error signals and the data output signal to generate a second control signal, the first and second control signal being combined to produce the phase control signal.
13. The timing recovery circuit of claim 12 wherein the second circuit further comprises a first mixer for combining a first error signal and a first data signal to produce a first product signal and a second mixer for combining a second error signal and a second data signal to produce a second product signal, the first and second product signal being combined and integrated by a predetermined factor to produce the second control signal.
14. The timing recovery circuit of claim 13 wherein the digital signal is split into a in-phase and quadrature signal, and the feed-forward equalizer further comprising an in-phase feed-forward equalizer for processing the in-phase signal and a quadrature feed-forward equalizer for processing the quadrature signal, and wherein the first error signal is an in-phase error signal and the second error signal is a quadrature error signal and the first data signal is an in-phase data signal and the second data signal is a quadrature data signal.
15. A method for recovering a clock signal from an input signal, comprising the steps of:
receiving an input signal;
filtering the input signal to generate a data signal, sampling the filtered input signal to determine when phase over-compensation has occurred;
generating a signal for preventing phase over-compensation in response to the determination that the filtered input signal has been phase over-compensated; and
mixing the signal for preventing phase over-compensation with a phase signal to generate a recovered clock signal.
16. The method of claim 15 wherein the step of filtering the input signal further comprises the step of generating a plurality of taps providing tap coefficients.
17. The method of claim 14 wherein the step of sampling the filtered input signal to determine when phase over-compensation has occurred further comprises the steps of sampling coefficients and generating a phase scan signal, the phase scan signal being used to generate the recovered clock signal.
Patent Citations (55)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US3516007 | 1970-06-01 | Bos et al. | Applicant |
| US3697689 | 1972-10-01 | Gibson | Examiner |
| US3731219 | 1973-05-01 | Mader et al. | Applicant |
| US3798576 | 1974-03-01 | Torpie et al. | Applicant |
| US3931585 | 1976-01-01 | Barker et al. | Applicant |
| US3992580 | 1976-11-01 | Bittel et al. | Applicant |
| US4004226 | 1977-01-01 | Qureshi et al. | Applicant |
| US4091335 | 1978-05-01 | Giolma et al. | Applicant |
| US4129748 | 1978-12-01 | Saylor | Applicant |
| US4154985 | 1979-05-01 | Munter | Applicant |
| US4230911 | 1980-10-01 | Fellinger et al. | Applicant |
| US4242639 | 1980-12-01 | Boone | Applicant |
| US4270183 | 1981-05-01 | Robinson et al. | Applicant |
| US4303837 | 1981-12-01 | Ansaldi et al. | Applicant |
| US4334313 | 1982-06-01 | Gitlin et al. | Applicant |
| US4360788 | 1982-11-01 | Erps et al. | Applicant |
| US4456890 | 1984-06-01 | Carickhoff | Applicant |
| US4490688 | 1984-12-01 | Borras et al. | Applicant |
| US4494242 | 1985-01-01 | Ehrenbard et al. | Applicant |
| US4520489 | 1985-05-01 | Hogge, Jr. | Applicant |
| US4535451 | 1985-08-01 | Drupsteen | Applicant |
| US4539531 | 1985-09-01 | Thomas et al. | Applicant |
| US4551845 | 1985-11-01 | ab der Halden et al. | Applicant |
| US4565976 | 1986-01-01 | Campbell | Applicant |
| US4584695 | 1986-04-01 | Wong et al. | Applicant |
| US4633488 | 1986-12-01 | Shaw | Applicant |
| US4667168 | 1987-05-01 | Shiomi et al. | Applicant |
| US4694259 | 1987-09-01 | Carickhoff et al. | Applicant |
| US4700359 | 1987-10-01 | Loscher | Applicant |
| US4706040 | 1987-11-01 | Mehrgardt | Applicant |
| US4712223 | 1987-12-01 | Nelson | Applicant |
| US4712224 | 1987-12-01 | Nelson | Applicant |
| US4716575 | 1987-12-01 | Douros et al. | Applicant |
| US4733197 | 1988-03-01 | Chow | Applicant |
| US4771251 | 1988-09-01 | Allen et al. | Applicant |
| US4791386 | 1988-12-01 | Shiga | Applicant |
| US4805197 | 1989-02-01 | Van Der Jagt et al. | Applicant |
| US4805198 | 1989-02-01 | Stern et al. | Applicant |
| US4855683 | 1989-08-01 | Troudet et al. | Applicant |
| US4860288 | 1989-08-01 | Teske et al. | Applicant |
| US4862485 | 1989-08-01 | Guinea et al. | Applicant |
| US4896334 | 1990-01-01 | Sayar | Applicant |
| US4941156 | 1990-07-01 | Stern et al. | Applicant |
| US4972442 | 1990-11-01 | Steierman | Applicant |
| US4975660 | 1990-12-01 | Svenson | Applicant |
| US5059924 | 1991-10-01 | JenningsCheck | Applicant |
| US5068628 | 1991-11-01 | Ghoshal | Applicant |
| US5159291 | 1992-10-01 | Ghoshal | Applicant |
| US5181228 | 1993-01-01 | Takatori | Applicant |
| US5325400 | 1994-06-01 | Co et al. | Applicant |
| US5577079 | 1996-11-01 | Zenno et al. | Examiner |
| US5581585 | 1996-12-01 | Takatori et al. | Applicant |
| US5966258 | 1999-10-01 | Bliss | Examiner |
| US5995465 | 1999-11-01 | Hayashi et al. | Examiner |
| EP368307 | 1990-05-01 | Applicant |
Non-Patent Literature (5)
- Hodkiss, W., “Equaliser—Based Clock Extraction for Modems”, Electronics Letters, vol. 30, No. 16, Aug. 4, 1994, pp. 1277-1279.Applicant
- Copy of International Search Report re counterpart Application No. PCT/US98/04179.Applicant
- Best, R. E., “Phase-Locked Loops: Theory, Design, & Applications” McGraw-Hill Book Company, pp. 69-110 (Copyright 1984).Applicant
- Shih, C.C. et al., “Jitter Attenuation Phase Locked Loop Using Switched Capacitor Controlled Crystal Oscillator”, Proceedings of the Custom Integrated Circuits Conference: Rochester Plaza, Rochester, New York, 4 pages (May 16-19, 1988).Applicant
- Yarak, D. et al., “Session XII: Communication Links”, IEEE International Solid-State Circuits Conference, 3 pages (Feb. 14, 1985).Applicant