US 6,232,205 B1Grant
Method for producing a semiconductor device
Issue Date:2001-05-15
•38 Claims
•4 Drawing Sheets
Abstract
Disclosed is a simplified technique of introducing a metal element capable of promoting the crystallization of silicon into an amorphous silicon film to be crystallized, and of removing the metal element from the film. An amorphous silicon film 102is formed on a substrate, a mask 103is formed thereon, and a nickel-containing PSG film is further formed thereover. This is heated at 560° C. to thereby make nickel diffused in the direction 106, and the film is crystallized. Next, this is further heated at 850° C. to thereby make phosphorus diffused into the region 107,in which nickel is gettered by the thus-diffused phosphorus. Thus, the crystallization of silicon is promoted by the metal element nickel, and the nickel is then removed from the crystallized silicon film.
Metadata
Assignee
- Semiconductor Energy Laboratory Co., Ltd.
Inventor
- Hisashi Ohtani
Application Information
Application Number:US 09/119,778
Filing Date:1998-07-21
Priority Date:1997-07-22
Art Unit:7
Classifications
IPC:
H01L 21322
Field of Search:
438481438486438800438143438476257913
Patent Drawings (4 sheets)
Description
Field of the Invention
[0002] The present invention relates to a method for producing thin film transistors (hereinafter referred to as TFT) that comprise a crystalline silicon film.
Background of the Invention
[0003] Known are TFT comprising an amorphous silicon film. Such conventional TFT are used essentially for constructing active-matrix circuits to be in active-matrix type, liquid crystal display devices.
[0004] However, amorphous silicon TFT are problematic in that their acting speed is low and that they could not be used in practicable P-channel devices.
[0005] Because of such their problems, amorphous silicon TFT are used almost nowhere except for active-matrix circuits.
[0006] As one means capable of solving the problems, known is a structure comprising a crystalline silicon film.
[0007] To obtain such a crystalline silicon film, a heating method is known at present, in which, however, films of good quality could not be obtained.
[0008] The present applicant has already developed a technique of obtaining a crystalline silicon film under heat, in which the crystallization of silicon under heat is promoted by a predetermined metal element.
[0009] Concretely, the method developed by the applicant comprises introducing a metal element such as typically nickel into an amorphous silicon film followed by heating the film to thereby convert it into a crystalline silicon film.
[0010] The crystallinity of the crystalline silicon film as obtained in that method is higher than that of the others as obtained by heating only.
[0011] However, in the method, the nickel element used remains in the crystalline silicon film formed, thereby having some negative influences on the characteristics of TFT comprising the film.
[0012] Concretely, one problem with TFT comprising the film is that the characteristics of TFT vary with the lapse of time to lower the reliability thereof.
[0013] Another problem is that the method requires the nickel addition and therefore the steps constituting the method are complicated.
Summary of the Invention
[0014] The invention disclosed herein is to provide a technique of improving TFT having a crystalline silicon film to be formed by the use of a metal element capable of promoting the crystallization of silicon, and is characterized in that the metal element used is prevented from having some negative influences on the characteristics of the TFT. The invention is further characterized in that the steps constituting the method of the invention are simplified as much as possible.
[0015] One aspect of the invention disclosed herein is a method for producing a semiconductor device, which comprises diffusing a metal element capable of promoting the crystallization of silicon, from a partial region of an amorphous silicon film into the film, followed by making the metal element gettered by a gettering element, and is characterized in that;
[0016] The metal element and the gettering element are introduced into the silicon film from a material as provided to be in contact with said partial region of the film.
[0017] Most preferably, the metal element capable of promoting the crystallization of silicon is Ni, and the gettering element is phosphorus. This combination produces the best results of crystallization of silicon with Ni and removal of Ni with phosphorus.
[0018] In general, as the element capable of promoting the crystallization of silicon, employable are one or more kinds of elements selected from Fe, Co, Ni, Ru, Rh, Pd, Os, Ir, Pt, Cu, Au, Ge, Pd and In.
[0019] As the gettering element, usable is arsenic or antimony except phosphorus. The gettering element referred to herein is one that getters the metal element having been used herein for promoting the crystallization of silicon.
[0020] Preferably, the metal element is introduced into the silicon film under heat at a temperature falling between 500° C. and 750° C., and the gettering element is introduced thereinto under heat at a temperature falling between 800° C. and 1100° C.
[0021] This heating mode is based on the fact that the metal element is diffused under heat within such a temperature range falling between 500° C. and 750° C. to promote the crystallization of silicon, while the gettering element is diffused little within the temperature range. Specifically, in the method of the invention, the amorphous silicon film is selectively crystallized under heat at a temperature falling between 500° C. and 750° C., and thereafter it is further heated at a temperature falling between 800° C. and 1100° C., at which the gettering element can diffuse, whereby the gettering element is diffused into the film to getter the metal element.
[0022] In this method of the invention, the source of the metal element for promoting the crystallization of silicon and the source of the gettering element may be in one and the same material, whereby the method is simplified.
[0023] In place of the amorphous silicon film, employable is an amorphous film consisting essentially of silicon. For example, employable is an amorphous, compound semiconductor film, of which 50% or more is silicon.
[0024] Another aspect of the invention is a method for producing a semiconductor device, which comprises;
[0025] a step of keeping a material that contains phosphorus and a metal element capable of promoting the crystallization of silicon, in contact with a partial region of an amorphous silicon film,
[0026] a step of first heat treatment for diffusing the metal element from said partial region into the amorphous silicon film to thereby attain crystal growth in the film, and
[0027] a step of second heat treatment for diffusing phosphorus from said partial region into the amorphous silicon film to thereby make the metal element gettered by the thus-diffused phosphorus, wherein;
[0028] the diffusion distance for the metal element is longer than that for phosphorus.
[0029] Still another aspect of the invention is a method for producing a semiconductor device, which comprises;
[0030] a step of keeping a material that contains phosphorus and a metal element capable of promoting the crystallization of silicon, in contact with a partial region of an amorphous silicon film,
[0031] a step of first heat treatment for diffusing the metal element from said partial region into the amorphous silicon film to thereby attain crystal growth in the film, and
[0032] a step of second heat treatment for diffusing phosphorus from said partial region into the amorphous silicon film to thereby make the metal element gettered by the thus-diffused phosphorus, wherein;
[0033] the temperature for the first heat treatment falls between 500° C. and 750° C., and
[0034] the temperature for the second heat treatment falls between 800° C. and 1100° C.
[0035] Still another aspect of the invention is a method for producing a semiconductor device, which comprises;
[0036] a step of keeping a material that contains phosphorus and a metal element capable of promoting the crystallization of silicon, in contact with a partial region of an amorphous silicon film,
[0037] a step of first heat treatment for diffusing the metal element from said partial region into the amorphous silicon film to thereby attain crystal growth in the film,
[0038] a step of second heat treatment for diffusing phosphorus from said partial region into the amorphous silicon film to thereby make the metal element gettered by the thus-diffused phosphorus, and
[0039] a step of removing the region into which phosphorus has diffused, wherein;
[0040] the temperature for the first heat treatment falls between 500° C. and 750° C.,
[0041] the temperature for the second heat treatment falls between 800° C. and 1100° C., and
[0042] the diffusion distance for the metal element is longer than that for phosphorus.
Brief Description of the Drawings
[0043] FIG. 1A to FIG. 1D, and FIG. 2A to FIG. 2E show a process for forming the TFT.
[0044] FIG. 3A to FIG. 3F are graphical views showing examples of devices comprising TFT.
[0045] FIG. 4 is a graphical view showing an example of an integrated circuit comprising TFT.
Description of Preferred Embodiments of the Invention
[0046] Preferred embodiments of the invention are described below, with reference to the drawings attached hereto.
[0047] First referred to are FIG. 1A to FIG. 1D. A film 105 containing phosphorus and nickel is formed to be partially in contact with the amorphous silicon film 102. In this embodiment, the film 105 is a nickel-containing PSG film. (FIG. 1A)
[0048] Next, this is heated at 560° C. for 12 hours, whereby nickel is diffused into the amorphous silicon film 102 through the opening 104, in the manner as indicated by 106. In this step, the film 102 is crystallized. The crystallization is promoted in the direction as indicated by 106. (FIG. 1B)
[0049] Next, this is further heated at 850° C. for 2 hours. In this step, phosphorus is diffused into the region 107. (FIG. 1C)
[0050] In this step, nickel is gettered by phosphorus having diffused into the region 107. (FIG. 1D)
[0051] In this, nickel moves in the direction as indicated by 108, and is fixed in the region 107.
[0052] Next, referred to are FIG. 2A to FIG. 2E. Except the nickel-gettered region 107, the silicon film is patterned to form active layers 112 and 113 for TFT, as in FIG. 2A.
[0053] Owing to the action of nickel used herein, the active layers 112 and 113 shall have a high degree of crystallinity. In addition, since the nickel used was gettered, the residual nickel concentration in those layers is low.
[0054] As in the above, the present invention is based on the fact that the temperature, at which the metal element for promoting the crystallization of silicon diffuses, differs from the temperature, at which the gettering element for gettering the metal element diffuses, and is characterized by the two-stage heating for the diffusion of the metal element in the first heating step where silicon is crystallized and for the diffusion of the gettering element in the second heating step where the metal element is gettered.
[0055] Without requiring any complicated steps, the constitution of the invention gives a crystalline silicon film having a high degree of crystallinity, and the film thus formed in the invention is free from the influences of the metal element used for promoting the crystallization of silicon.
[0056] Now, the invention is described in more detail with reference to the following Examples, which, however, are not intended to restrict the scope of the invention.
Example 1
[0057] Again referred to are FIG. 1A to FIG. 1D and FIG. 2A to FIG. 2E, which show the process of Example 1. First, as in FIG. 1A, an amorphous silicon film 102 is formed on a quartz substrate 101 through thermal low-pressure CVD, the film 102 formed having a thickness of 50 nm.
[0058] In this Example, the amorphous silicon film is directly formed on the quartz substrate. Apart from this embodiment, an underlying layer of a silicon oxide film, a silicon nitride film or a silicon oxynitride film may be formed on the quartz substrate prior to forming the amorphous silicon film thereon.
[0059] This Example requires a step of diffusing phosphorus, in which, therefore, the substrate must be made of a material resistant to the temperature for the diffusion step (not lower than 800° C.). The substrate may be made of a semiconductor material or the like coated with an insulating film.
[0060] After the amorphous silicon film 102 has been formed, a silicon oxide film (not shown) having a thickness of 250 nm is formed thereon through plasma CVD. Then, this silicon oxide film is patterned into a mask 103. (FIG. 1A)
[0061] This mask 103 has an opening 104, at which the amorphous silicon film 102 is exposed outside.
[0062] The horizontal cross section of this opening 103 is of a rectangular form that extends from the front side of the drawing to the depth thereof.
[0063] Next, a nickel-containing PSG film 105 is formed over the mask 103. The PSG film has a thickness of 200 nm.
[0064] In this condition, the PSG film 105 is kept in contact with the amorphous silicon film 102 at the part of the opening 104 formed in the mask 103. In other words, in this condition, nickel and phosphorus are kept in contact with a part of the amorphous silicon film 102.
[0065] In that manner, obtained is the condition of FIG. 1A. Next, this is heated at 560° C. for 12 hours. In general, nickel diffuses within a temperature range falling between 500° C. and 750° C. or so, but phosphorus diffuses little within the range.
[0066] In this step, therefore, phosphorus does not diffuse, but nickel diffuses in the direction as indicated by 106. The nickel diffusion promotes the crystallization of the amorphous silicon film. (FIG. 1B)
[0067] Precisely, in this step, crystal growth is attained in the direction parallel to the surface of the film, as so indicated by the arrows 106. The crystal growth reaches 100 μm or longer.
[0068] The heat treatment for the crystallization is effected in a heating furnace equipped with a resistance heater. In place of using such a heating furnace, infrared radiations may be applied to the film.
[0069] After having been crystallized, the film is again heated. In this step, the film is heated at 850° C. for 2 hours. This heat treatment is also effected in a heating furnace equipped with a resistance heater. In place of using such a heating furnace, infrared radiations may be applied to the film.
[0070] As a result of the latter heat treatment, phosphorus is diffused from the PSG film into the silicon film. Thus is formed a region 107 into which phosphorus has diffused.
[0071] During the latter heat treatment, nickel having once diffused into the silicon film is again diffused, then bonded to the phosphorus existing in the region 107, and fixed therein.
[0072] The phosphorus and the nickel form a variety of bonding forms, and the bonding of the two is very firm. Accordingly, the nickel having diffused in the silicon film during the heat treatment is concentrated in the region having a high concentration of phosphorus, and is fixed therein.
[0073] In this Example, nickel is fixed in the region 107 into which phosphorus has diffused. This condition is illustrated in FIG. 1D, in which nickel is concentrated in the region 107 in the manner as indicated by 108.
[0074] As in this process, the nickel having remained in the silicon film after the crystallization of the film is fixed (segregated) in a partial region (that is, in the region 107 in this embodiment).
[0075] Next, the PSG film 105 is removed, and the silicon film exposed at the opening 104 is removed. Then, the mask 103 of the silicon nitride film is removed.
[0076] In that manner, the silicon film is exposed. Next, the silicon film is patterned to give patterns 112 and 113, as in FIG. 2A.
[0077] This patterning is effected in the region in which the crystal growth 106 was attained in the step of FIG. 1B. The patterns must be formed except the region 107 where nickel has concentrated.
[0078] In FIG. 2A, the pattern 112 is to be the active layer for a P-channel TFT, and the pattern 113 is to be the active layer for an N-channel TFT.
[0079] Next, as in FIG. 2B, a gate-insulating layer of a silicon oxide film 114 is formed through plasma CVD to have a thickness of 100 nm.
[0080] Further, an aluminum film having a thickness of 400 nm is formed thereon through sputtering. Then, this aluminum film is patterned into patterns 115 and 116. These patterns are to be the gate electrodes of TFT.
[0081] After the gate electrode patterns 115 and 116 have been formed, oxide films 117 and 118 are formed around them through anodic oxidation. Thus is obtained the condition of FIG. 2B.
[0082] Next, phosphorus is doped according to a plasma doping method. In this step, phosphorus is doped into the regions 119, 121, 122 and 124, but not into the regions 120 and 123. (FIG. 2C)
[0083] Next, as in FIG. 2D, a resist mask 125 is formed, and boron is then doped.
[0084] In this step, the dose of boron to be doped shall be higher by 10 times or so than that of the previously doped phosphorus.
[0085] As a result of the boron doping in this step, the conductivity of the regions 119 and 121 having been doped in the previous step to have N-type conductivity, is inverted into P-type one. Thus are formed P-type regions 126 and 127.
[0086] After the doping treatment, the resist mask 125 is removed, and the layered structure is annealed through exposure to laser rays.
[0087] Thus are formed the source region 126, the channel region 120 and the drain region 127 for a P-channel TFT (PTFT).
[0088] Also formed are the source region 124, the channel region 123 and the drain region 122 for an N-channel TFT (NTFT).
[0089] Next, an interlayer insulating film of a silicon nitride film 128 is formed through plasma CVD to have a thickness of 250 nm, and an acrylic resin film 129 is formed through spin coating.
[0090] The thickness of the acrylic resin film 129 shall be 700 nm in the thinnest portion.
[0091] Next formed are contact holes, in which are formed a source electrode 130 and a drain electrode 131 for the P-channel TFT. Also formed therein are a source electrode 133 and a drain electrode 132 for the N-channel TFT.
[0092] As a result of the process noted above, formed is an integrated structure having both a P-channel TFT and an N-channel TFT on one and the same substrate.
[0093] In this Example, used is aluminum for the gate electrode. Apart from aluminum, also employable is any of titanium or silicon materials or even various silicide materials to form the gate electrode.
[0094] This Example demonstrates the production of a top-gate-type TFT, to which, however, the invention is not limited. The invention is applicable also to the production of a bottom-gate-type TFT in which gate electrodes are below active layers (that is, directly on the substrate).
[0095] To produce such a bottom-gate-type TFT, gate electrodes are first formed on the substrate, then an amorphous silicon film is formed thereon, and the film is processed for crystallization according to the method of the invention.
Example 2
[0096] Herein shown are examples of various devices comprising TFT. In FIG. 4, shown is an example of an integrated circuit comprising TFT.
[0097] As examples of integrated circuits, mentioned are CPU, memories, arithmetic circuits, amplifier circuits, switching circuits, etc.
[0098] The thin film transistor of the invention disclosed herein is usable in various flat panel displays, and also information-processing terminals, video cameras and others equipped with flat panel displays. All those devices are generically referred to as semiconductor devices herein.
[0099] Examples of concrete structures of various devices are mentioned below. FIG. 3A to FIG. 3F show examples of various semiconductor devices. These semiconductor devices each comprise TFT in at least some part thereof.
[0100] FIG. 3A is a portable, information-processing terminal. The body 2001 of this information-processing terminal is provided with an active-matrix type, liquid crystal display or an active matrix-type, EL display 2005, and with a camera member 2002 through which it takes external information.
[0101] The camera member 2002 is provided with an image-receiving part 2003 and a control switch 2004.
[0102] It is expected that information-processing terminals will be thinner and more lightweight for enhancing their portability.
[0103] In the illustrated constitution, it is desirable that the peripheral drive circuit, arithmetic circuit and memory circuit to be on the substrate on which the active-matrix type display 2005 is formed are integrated with TFT. In FIG. 3A, 2006 is an integrated circuit.
[0104] FIG. 3B is a head-mount display. Its body 2101 is provided with an active-matrix type, liquid crystal display or EL display 2102. The body 2101 can be mounted on the head with the band 2103.
[0105] FIG. 3C is a car navigation system. Its body 2201 is provided with an active-matrix type, liquid crystal display device 2202, a control switch 2203 and an antenna 2204. In this system, the antenna 2204 receives signals from a satellite, and on the basis of the thus-received signals, the necessary geographic information is displayed on the display 2202.
[0106] For the display 2202, an EL-type display device may be employed. In any case, the display shall be an active-matrix type, flat panel display comprising TFT.
[0107] The control switch 2203 is to control the body 2201.
[0108] FIG. 3(D) is a portable telephone. Its body 2301 is provided with an active-matrix type, liquid crystal display device 2304, a control switch 2305, a voice-inputting member 2303, a voice-outputting member 2302 and an antenna 2306.
[0109] Recently, a combination composed of the portable, information-processing terminal of FIG. 3A and the portable telephone of FIG. 3D has been commercialized.
[0110] FIG. 3E is a portable video camera. Its body 2401 is provided with an image-receiving member 2406, a voice-inputting member 2403, a control switch 2404, an active-matrix type, liquid crystal display 2402, a battery 2405, and an integrated circuit 2407.
[0111] FIG. 3F is a front-projection-type, liquid crystal display device. Its body 2501 is provided with a light source 2502, a reflection-type, liquid crystal display device 2503, and an optical system 2504. This projection device has a function of displaying images on a screen 2505 positioned outside the device.
[0112] The liquid crystal display device to be used in the examples illustrated herein may be any of transmission-type ones or reflection-type ones.
[0113] The liquid crystal display device 2503 illustrated is a reflection-type one. In this, however, a transmission-type, liquid crystal display device can be used in place of the reflection-type one. For this, the optical system may be modified.
Example 3
[0114] This Example is to demonstrate modifications of other Examples. In this is used a film of SixGe1−x(where 0.5<×<1) is used in place of the silicon film.
[0115] In the invention disclosed herein, not only a silicon film of silicon alone but also a compound film consisting essentially of silicon can be processed. For the case of the latter compound film, the constitution of Example 1 is so modified that the amorphous silicon film is replaced with an amorphous film consisting essentially of silicon.
[0116] The film consisting essentially of silicon as referred to herein indicate a film that contains silicon in an amount of at least 50% or more.
[0117] For example, in the case of Example 1, the amorphous silicon film 102 may be replaced with an amorphous film of SixGe1−x(where 0.5<×<1).
[0118] As has been described in detail herein, the present invention provides TFT of which the active layers are formed from a crystalline silicon layer to be produced by the use of a metal element capable of promoting the crystallization of silicon, and is characterized in that it provides a technique of preventing the characteristics of the TFT from being adversely influenced by the metal element used.
[0119] While the invention has been described in detail and with reference to specific embodiments thereof, it will be apparent to one skilled in the art that various changes and modifications can be made therein without departing from the spirit and scope thereof.
Claims
What is claimed is:
1. A method for producing a semiconductor device comprises the steps of;
diffusing a metal element capable of promoting crystallization of an amorphous semiconductor film into said semiconductor film from a partial surface of the semiconductor film; and
gettering the metal element by a gettering element,
wherein the metal element and the gettering element are introduced into the semiconductor film from a same material as provided to be in contact with said partial surface of the semiconductor film.
2. The method for producing a semiconductor device as claimed in claim 1, wherein the metal element capable of promoting the crystallization of said semiconductor film is one or more selected from Fe, Co, Ni, Ru, Rh, Pd, Os, Ir, Pt, Cu, Au, Ge, Pd and In.
3. The method for producing a semiconductor device as claimed in claim 1, wherein the metal element capable of promoting the crystallization of the semiconductor film is nickel, and the gettering element is phosphorus.
4. The method for producing a semiconductor device as claimed in claim 1, wherein the gettering element is one of arsenic and antimony.
5. The method for producing a semiconductor device as claimed in claim 1, wherein the metal element is introduced into the semiconductor film under heat at a temperature between 500° C. and 750° C., and the gettering element is introduced thereinto under heat at a temperature between 800° C. and 1100° C., and the metal element is gettered by the gettering element after the gettering element has been introduced into the semiconductor film.
6. The method for producing a semiconductor device as claimed in claim 1, wherein the semiconductor film comprises silicon germanium.
7. A method for producing a semiconductor device comprising the steps of;
forming a material that contains phosphorus and a metal element capable of promoting crystallization of an amorphous semiconductor film, in contact with a partial surface of said semiconductor film;
a first heat treatment for diffusing the metal element from said partial surface into the semiconductor film to thereby attain crystal growth in the semiconductor film, and
a second heat treatment for diffusing phosphorus from said partial surface into the semiconductor film to thereby getter the metal element by the diffused phosphorus.
8. A method for producing a semiconductor device comprising the steps of;
forming a material that contains phosphorus and a metal element capable of promoting crystallization of an amorphous semiconductor film, in contact with a partial surface of said semiconductor film;
a first heat treatment for diffusing the metal element from said partial surface into the semiconductor film to thereby attain crystal growth in the semiconductor film, and
a second heat treatment for diffusing said phosphorus from said partial surface into the semiconductor film to thereby gettering the metal element by the diffused phosphorus,
wherein a temperature for the first heat treatment is between 500° C. and 750° C., and a temperature for a second heat treatment is between 800° C. and 1100°C.
9. A method for producing a semiconductor device comprising the steps of;
forming a material that contains phosphorus and a metal element capable of promoting crystallization of an amorphous semiconductor film, in contact with a partial surface of said semiconductor film;
a first heat treatment for diffusing the metal element from said partial surface into the semiconductor film to thereby attain crystal growth in the semiconductor film;
a second heat treatment for diffusing phosphorus from said partial surface into the semiconductor film to thereby gettering the metal element by the diffused phosphorus, and
removing a region into which phosphorus has diffused,
wherein a temperature for the first heat treatment is between 500° C. and 750° C., and a temperature for the second heat treatment is between 800° C. and 1100° C., and
wherein a diffusion distance of the metal element is longer than that of phosphorus.
10. The method for producing a semiconductor device as claimed in claim 7, wherein the metal element capable of promoting the crystallization of said semiconductor film is one or more selected from Fe, Co, Ni, Ru, Rh, Pd, Os, Ir, Pt, Cu, Au, Ge, Pd and In.
11. The method for producing a semiconductor device as claimed in claim 8, wherein the metal element capable of promoting the crystallization of said semiconductor film is one or more selected from Fe, Co, Ni, Ru, Rh, Pd, Os, Ir, Pt, Cu, Au, Ge, Pd and In.
12. The method for producing a semiconductor device as claimed in claim 9, wherein the metal element capable of promoting the crystallization of said semiconductor film is one or more selected from Fe, Co, Ni, Ru, Rh, Pd, Os, Ir, Pt, Cu, Au, Ge, Pd and In.
13. The method for producing a semiconductor device as claimed in claim 7, wherein one of arsenic and antimony is used in place of phosphorus for the gettering.
14. The method for producing a semiconductor device as claimed in claim 8, wherein one of arsenic and antimony is used in place of phosphorus for the gettering.
15. The method for producing a semiconductor device as claimed in claim 9, wherein one of arsenic and antimony is used in place of phosphorus for the gettering.
16. The method for producing a semiconductor device as claimed in claim 7, wherein the semiconductor film comprises silicon germanium.
17. The method for producing a semiconductor device as claimed in claim 8, wherein the semiconductor film comprises silicon germanium.
18. The method for producing a semiconductor device as claimed in claim 9, wherein the semiconductor film comprises silicon germanium.
19. The method for producing a semiconductor device as claimed in claim 1, further comprising steps of:
patterning said semiconductor film into at least one island;
forming a gate insulating layer on said sland; and
forming a gate electrode on said gate insulating layer.
20. The method for producing a semiconductor device as claimed in claim 1, wherein said semiconductor device comprises at least one bottom gate type thin film transistor.
21. The method for producing a semiconductor device as claimed in claim 1, wherein a PSG film is used for said gettering.
22. The method for producing a semiconductor device as claimed in claim 1, wherein said semiconductor device is one selected from the group consisting of a portable information-processing terminal, a head-mount display, a car navigation system, a portable telephone, a video camera and a projector.
23. The method for producing a semiconductor device as claimed in claim 1, wherein said semiconductor device is an EL display device.
24. The method for producing a semiconductor device as claimed in claim 7, further comprising the steps of:
patterning said semiconductor film into at least one island;
forming a gate insulating layer on said island; and
forming a gate electrode on said gate insulating layer.
25. The method for producing a semiconductor device as claimed in claim 7, wherein said semiconductor device comprises at least one bottom gate type thin film transistor.
26. The method for producing a semiconductor device as claimed in claim 7, wherein a PSG film is used for said gettering.
27. The method for producing a semiconductor device as claimed in claim 7, wherein said semiconductor device is one selected from the group consisting of a portable information-processing terminal, a head-mount display, a car navigation system, a portable telephone, a video camera and a projector.
28. The method for producing a semiconductor device as claimed in claim 7, wherein said semiconductor device is an EL display device.
29. The method for producing a semiconductor device as claimed in claim 8, further comprising steps of:
patterning said semiconductor film into at least one island;
forming a gate insulating layer on said island; and
forming a gate electrode on said gate insulating layer.
30. The method for producing a semiconductor device as claimed in claim 8, wherein said semiconductor device comprising at least one bottom gate type thin film transistor.
31. The method for producing a semiconductor device as claimed in claim 8, wherein a PSG film is used for said gettering.
32. The method for producing a semiconductor device as claimed in claim 8, wherein said semiconductor device is one selected from the group consisting of a portable information-processing terminal, a head-mount display, a car navigation system, a portable telephone, a video camera and a projector.
33. The method for producing a semiconductor device as claimed in claim 8, wherein said semiconductor device is an EL display device.
34. The method for producing a semiconductor device as claimed in claim 9, further comprising the steps of:
patterning said semiconductor film into at least one island;
forming a gate insulating layer on said island; and
forming a gate electrode on said gate insulating layer.
35. The method for producing a semiconductor device as claimed in claim 9, wherein said semiconductor device comprises at least one bottom gate type thin film transistor.
36. The method for producing a semiconductor device as claimed in claim 9, wherein a PSG film is used for said gettering.
37. The method for producing a semiconductor device as claimed in claim 9, wherein said semiconductor device is one selected from the group consisting of a portable information-processing terminal, a head-mount display, a car navigation system, a portable telephone, a video camera and a projector.
38. The method for producing a semiconductor device as claimed in claim 9, wherein said semiconductor device is an EL display device.
Patent Citations (67)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US3811975 | 1974-05-01 | Van Lierop et al. | Examiner |
| US4692345 | 1987-09-01 | Nishiura et al. | Examiner |
| US5098852 | 1992-03-01 | Niki et al. | Examiner |
| US5162241 | 1992-11-01 | Mori et al. | Examiner |
| US5194395 | 1993-03-01 | Wada | Examiner |
| US5403772 | 1995-04-01 | Zhang et al. | Applicant |
| US5426064 | 1995-06-01 | Zhang et al. | Applicant |
| US5436498 | 1995-07-01 | Lesk | Examiner |
| US5481121 | 1996-01-01 | Zhang et al. | Applicant |
| US5488000 | 1996-01-01 | Zhang et al. | Applicant |
| US5492843 | 1996-02-01 | Adachi et al. | Applicant |
| US5501989 | 1996-03-01 | Takayama et al. | Applicant |
| US5508533 | 1996-04-01 | Takemura | Applicant |
| US5529937 | 1996-06-01 | Zhang et al. | Applicant |
| US5534716 | 1996-07-01 | Takemura | Applicant |
| US5543352 | 1996-08-01 | Ohtani et al. | Applicant |
| US5563426 | 1996-10-01 | Zhang et al. | Applicant |
| US5569610 | 1996-10-01 | Zhang et al. | Applicant |
| US5569936 | 1996-10-01 | Zhang et al. | Applicant |
| US5580792 | 1996-12-01 | Zhang et al. | Applicant |
| US5585291 | 1996-12-01 | Ohtani et al. | Applicant |
| US5589694 | 1996-12-01 | Takayama et al. | Applicant |
| US5595923 | 1997-01-01 | Zhang et al. | Applicant |
| US5595944 | 1997-01-01 | Zhang et al. | Applicant |
| US5604360 | 1997-02-01 | Zhang et al. | Applicant |
| US5605846 | 1997-02-01 | Ohtani et al. | Applicant |
| US5606179 | 1997-02-01 | Yamazaki et al. | Applicant |
| US5608232 | 1997-03-01 | Yamazaki et al. | Applicant |
| US5612250 | 1997-03-01 | Ohtani et al. | Applicant |
| US5614426 | 1997-03-01 | Funada et al. | Applicant |
| US5614733 | 1997-03-01 | Zhang et al. | Applicant |
| US5616506 | 1997-04-01 | Takemura | Applicant |
| US5620910 | 1997-04-01 | Teramoto | Applicant |
| US5621224 | 1997-04-01 | Yamazaki et al. | Applicant |
| US5624851 | 1997-04-01 | Takayama et al. | Applicant |
| US5637515 | 1997-06-01 | Takemura | Applicant |
| US5639698 | 1997-06-01 | Yamazaki et al. | Applicant |
| US5643826 | 1997-07-01 | Ohtani et al. | Applicant |
| US5646424 | 1997-07-01 | Zhang et al. | Applicant |
| US5654203 | 1997-08-01 | Ohtani et al. | Applicant |
| US5656825 | 1997-08-01 | Kasumoto et al. | Applicant |
| US5663077 | 1997-09-01 | Adachi et al. | Applicant |
| US5677549 | 1997-10-01 | Takayama et al. | Applicant |
| US5696386 | 1997-12-01 | Yamazaki | Applicant |
| US5696388 | 1997-12-01 | Funada et al. | Applicant |
| US5698891 | 1997-12-01 | Tomita et al. | Examiner |
| US5700333 | 1997-12-01 | Yamazaki et al. | Applicant |
| US5705829 | 1998-01-01 | Miyanaga et al. | Applicant |
| US5712191 | 1998-01-01 | Nakajima et al. | Applicant |
| US5744824 | 1998-04-01 | Kousai et al. | Applicant |
| US5757063 | 1998-05-01 | Tomita et al. | Examiner |
| US5773356 | 1998-06-01 | Gonzalez et al. | Examiner |
| US5821138 | 1998-10-01 | Yamazaki et al. | Examiner |
| US5834363 | 1998-11-01 | Masanori | Examiner |
| US5864151 | 1999-01-01 | Yamazaki et al. | Examiner |
| US5869363 | 1999-02-01 | Yamazaki et al. | Examiner |
| US5888857 | 1999-03-01 | Zhang et al. | Examiner |
| US5888858 | 1999-03-01 | Yamazaki et al. | Examiner |
| US5904770 | 1999-05-01 | Ohtani et al. | Examiner |
| US5932893 | 1999-08-01 | Miyanaga et al. | Examiner |
| US5961743 | 1999-10-01 | Yamazaki et al. | Applicant |
| US5985740 | 1999-11-01 | Yamazaki et al. | Examiner |
| US6048758 | 2000-04-01 | Yamazaki et al. | Examiner |
| JP6333825 | 1994-12-01 | Examiner | |
| JP409260288 | 1997-10-01 | Examiner | |
| JP410301146 | 1998-11-01 | Examiner | |
| JP411097352 | 1999-04-01 | Examiner |