US 6,228,738 B1Grant
Methods of forming capacitors structures and DRAM cells
Issue Date:2001-05-08
•10 Claims
•24 Drawing Sheets
Abstract
The invention encompasses DRAM constructions, capacitor constructions, integrated circuitry, and methods of forming DRAM constructions, integrated circuitry and capacitor constructions. The invention encompasses a method of forming a capacitor wherein: a) a first layer is formed; b) a semiconductive material masking layer is formed over the first layer; c) an opening is etched through the masking layer and first layer to a node; d) a storage node layer is formed within the opening and in electrical connection with the masking layer; e) a capacitor storage node is formed from the masking layer and the storage node layer; and f) a capacitor dielectric layer and outer capacitor plate are formed operatively proximate the capacitor storage node. The invention also includes a DRAM cell comprising: a) a bitline node and a capacitor node electrically connected together through a transistor gate; b) a capacitor electrically connected to the capacitor node, the capacitor comprising; i) a storage node, the storage node in lateral cross-section comprising an outer surface extending over a top of the storage node, along a pair of opposing lateral surfaces of the storage node, and within laterally opposing cavities beneath the storage node; ii) a dielectric layer against the storage node outer surface and extending within the opposing cavities beneath the storage node; and iii) a cell plate layer against the dielectric layer and extending within the opposing cavities beneath the storage node; and c) a bitline electrically connected to the bitline node.
Metadata
Assignee
- Micron Technology, Inc.
Inventors
- Kunal R. Parekh
- John K. Zahurak
Application Information
Application Number:US 09/196,973
Filing Date:1998-11-20
Priority Date:1997-02-11
Art Unit:7
Classifications
IPC:
H01L 2120
Field of Search:
438253438254438255438396438397438398
Patent Drawings (24 sheets)
Description
Related Patent Data
[0002] This patent resulted from a divisional application of U.S. patent application Ser. No. 08/798,242, which was filed on Feb. 11, 1997.
Technical Field
[0003] This invention pertains to semiconductor capacitor constructions and to methods of forming semiconductor capacitor constructions. The invention is thought to have particular significance in application to methods of forming dynamic random access memory (DRAM) cell structures, and to DRAM cell structures.
Background of the Invention
[0004] A commonly used semiconductor memory device is a DRAM cell. A DRAM cell generally consists of a capacitor coupled through a transistor to a bitline. A continuous challenge in the semiconductor industry is to increase DRAM circuit density. Accordingly, there is a continuous effort to decrease the size of memory cell components. A limitation on the minimal size of cell components is impacted by the resolution of a photolithographic etch during a fabrication process. Although this resolution is generally being improved, at any given time there is a minimum photolithographic feature dimension of which a fabrication process is capable. It would be desirable to form DRAM components having at least some portions which comprise a cross-sectional dimension of less than a given minimum capable photolithographic feature dimension.
[0005] Another continuous trend in the semiconductor industry is to minimize processing steps. Accordingly, it is desirable to utilize common steps for the formation of separate DRAM components. For instance, it is desirable to utilize common steps for the formation of the DRAM capacitor structures and the DRAM bitline contacts.
[0006] A semiconductor wafer fragment 10 is illustrated in FIG. 1 showing a prior art DRAM array 83. Wafer fragment 10 comprises a semiconductive material 12, field oxide regions 14, and wordlines 24 and 26. Wordlines 24 and 26 comprise a gate oxide layer 16, a polysilicon layer 18, a silicide layer 20 and a silicon oxide layer 22. Silicide layer 20 comprises a refractory metal silicide, such as tungsten silicide, and polysilicon layer 18 typically comprises polysilicon doped with a conductivity enhancing dopant. Nitride spacers 30 are laterally adjacent wordlines 24 and 26.
[0007] Electrical node locations 25, 27 and 29 are between wordlines 24 and 26 and are electrically connected by transistor gates comprised by wordlines 24 and 26. Node locations 25, 27 and 29 are diffusion regions formed within semiconductive material 12.
[0008] A borophosphosilicate glass (BPSG) layer 34 is over semiconductive material 12 and wordlines 24 and 26. An oxide layer 32 is provided between BPSG layer 34 and material 12. Oxide layer 32 inhibits diffusion of phosphorus from BPSG layer 34 into underlying materials.
[0009] Conductive pedestals 54, 55 and 56 extend through BPSG layer 34 to node locations 25, 27 and 29, respectively. Capacitor constructions 62 and 64 contact upper surfaces of pedestals 54 and 56, respectively. Capacitor constructions 62 and 64 comprise a storage node layer 66, a dielectric layer 68, and a cell plate layer 70. Dielectric layer 68 comprises an electrically insulative layer, such as silicon nitride. Cell plate layer 70 comprises conductively doped polysilicon, and may alternatively be referred to as a cell layer 70. Storage node layer 66 comprises conductively doped hemispherical grain polysilicon.
[0010] A conductive bitline plug 75 contacts an upper surface of pedestal 55. Bitline plug 75 may comprise, for example, tungsten. Together, bitline plug 75 and pedestal 55 comprise a bitline contact 77.
[0011] A bitline 76 extends over capacitors 62 and 64 and in electrical connection with bitline contact 77. Bitline 76 may comprise, for example, aluminum.
[0012] The capacitors 62 and 64 are electrically connected to bitline contact 77 through transistor gates comprised by wordlines 26. A first DRAM cell 79 comprises capacitor 62 electrically connected to bitline 76 through a wordline 26 and bitline contact 77. A second DRAM cell 81 comprises capacitor 64 electrically connected to bitline 76 through wordline a 26 and bitline contact 77. DRAM array 83 comprises first and second DRAM cells 79 and 81.
Summary of the Invention
[0013] The invention includes a number of methods and structures pertaining to semiconductor circuit technology, including: methods of forming DRAM memory cell constructions; methods of forming capacitor constructions; methods of forming capacitor and bitline constructions; DRAM memory cell constructions; capacitor constructions; capacitor and bitline constructions, and integrated circuitry.
[0014] The invention encompasses a method of forming a capacitor wherein a first layer is formed over a node location and a semiconductive material masking layer is formed over the first layer, wherein an opening is etched through the semiconductive material masking layer and first layer to the node location using the semiconductive material masking layer as an etch mask, wherein a storage node layer is formed within the opening and in electrical connection with the masking layer, and wherein at least the masking layer is patterned to form a capacitor storage node comprising the masking layer and the storage node layer.
[0015] The invention also encompasses a method of forming a capacitor wherein a first layer is formed over a node location, wherein a semiconductive material masking layer is formed over the first layer, wherein an opening is etched through the semiconductive material masking layer and first layer to the node location using the semiconductive material masking layer as an etch mask, wherein a storage node layer is formed to substantially fill the opening and in electrical connection with the masking layer, and wherein the masking layer and the storage node layer are patterned to form a capacitor storage node.
[0016] The invention also encompasses a DRAM cell comprising a capacitor electrically connected to a bitline through a transistor gate, wherein the capacitor comprises a storage node which, in lateral cross-section, has an outer surface extending over its top, along a pair of its opposing lateral surfaces, and within laterally opposing cavities beneath it. The capacitor further comprises a dielectric layer against the storage node outer surface and extending along the lateral opposing surfaces of the storage node and within the opposing cavities beneath the storage node. Additionally, the capacitor comprises a cell plate layer against the dielectric layer and extending along the lateral opposing surfaces of the storage node and within the opposing cavities beneath the storage node.
Brief Description of the Drawings
[0017] Preferred embodiments of the invention are described below with reference to the following accompanying drawings.
[0018] FIG. 1 is a schematic cross-sectional view of a semiconductor wafer fragment comprising a prior art DRAM cell.
[0019] FIG. 2 is a schematic cross-sectional process view of a semiconductor wafer fragment at preliminary processing step of a processing method of the present invention.
[0020] FIG. 3 is a view of the FIG. 2 wafer fragment at a processing step subsequent to that of FIG. 2.
[0021] FIG. 4 is a view of the FIG. 2 wafer fragment at a processing step subsequent to that of FIG. 3.
[0022] FIG. 5 is a view of the FIG. 2 wafer fragment at a processing step subsequent to that of FIG. 4.
[0023] FIG. 6 is a view of the FIG. 2 wafer fragment at a processing step subsequent to that of FIG. 5.
[0024] FIG. 7 is a view of the FIG. 2 wafer fragment at a processing step subsequent to that of FIG. 6.
[0025] FIG. 8 is a view of the FIG. 2 wafer fragment at a processing step subsequent to that of FIG. 7.
[0026] FIG. 9 is a view of the FIG. 2 wafer fragment at a processing step subsequent to that of FIG. 8.
[0027] FIG. 10 is a view of the FIG. 2 wafer fragment at a processing step subsequent to that of FIG. 9.
[0028] FIG. 11 is a view of the FIG. 2 wafer fragment at a processing step subsequent to that of FIG. 10.
[0029] FIG. 12 is a view of the FIG. 2 wafer fragment at a step subsequent to that of FIG. 11.
[0030] FIG. 13 is a view of the FIG. 2 wafer fragment at a step subsequent to that of FIG. 12.
[0031] FIG. 14 is a view of the FIG. 2 wafer fragment at a step subsequent to that of FIG. 13.
[0032] FIG. 15 is a view of the FIG. 2 wafer fragment at a step subsequent to that of FIG. 14.
[0033] FIG. 16 is a view of the FIG. 2 wafer fragment at a processing step subsequent to that of FIG. 15.
[0034] FIG. 17 is a view of the FIG. 2 wafer fragment at a processing step subsequent to that of FIG. 16.
[0035] FIG. 18 is a view of the FIG. 2 wafer fragment at a processing step subsequent to that of FIG. 11, processed according to a second embodiment method of the present invention.
[0036] FIG. 19 is a view of the FIG. 2 wafer fragment at a processing step subsequent to that of FIG. 18.
[0037] FIG. 20 is a view of the FIG. 2 wafer fragment at a processing step subsequent to that of FIG. 9, processed according to a third embodiment method of the present invention.
[0038] FIG. 21 is a view of the FIG. 2 wafer fragment at a processing step subsequent to that of FIG. 20.
[0039] FIG. 22 is a view of the FIG. 2 wafer fragment at a processing step subsequent to that of FIG. 21.
[0040] FIG. 23 is a view of the FIG. 2 wafer fragment at a processing step subsequent to that of FIG. 22.
[0041] FIG. 24 is a view of the FIG. 2 wafer fragment, processed according to a fourth embodiment method of the present invention.
Description of the Specific Embodiments
[0042] This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8).
[0043] A method of forming a DRAM of the present invention is described with reference to FIGS. 2-24, with FIGS. 2-17 pertaining to a first embodiment of the invention; FIGS. 18 and 19 pertaining to a second embodiment of the invention; FIGS. 20-23 pertaining to a third embodiment of the invention; and FIG. 24 pertaining to a fourth embodiment of the invention.
[0044] In describing the first embodiment, like numerals from the preceding discussion of the prior art are utilized where appropriate, with differences being indicated by the suffix “a” or with different numerals.
[0045] Referring to FIG. 2, a semiconductor wafer fragment 10ais illustrated at a preliminary step of a process of the present invention. Wafer fragment 10acomprises a semiconductive material 12a, field oxide regions 14a, and a thin gate oxide layer 16a. Over gate oxide layer 16ais formed polysilicon layer 18a, silicide layer 20aand silicon oxide layer 22a. Silicide layer 20acomprises a refractory metal silicide, such as tungsten silicide, and polysilicon layer 18atypically comprises polysilicon doped with a conductivity enhancing dopant. Layers 16a, 18a, 20aand 22acan be formed by conventional methods.
[0046] Referring next to FIG. 3, polysilicon layer 18a, silicide layer 20aand silicon oxide layer 22aare etched to form wordlines 24aand 26a. Such etching can be accomplished by conventional methods. Between wordlines 24aand 26aare defined electrical node locations 25a, 27aand 29a, with wordlines 26acomprising transistor gates which electrically connect node locations 25a, 27a, and 29a. Node locations 25a, 27aand 29aare diffusion regions formed within semiconductive material 12aby ion implanting conductivity enhancing dopant into the material 12a. Such ion implanting may occur after patterning wordlines 24aand 26a, utilizing wordlines 24aand 26aas masks. Alternatively, the diffusion regions may be formed prior to deposition of one or more of layers 18a, 20aand 22a(shown in FIG. 2). In yet other alternative methods, the diffusion regions may be formed after formation of doped polysilicon pedestals (such as the pedestals 112, 114 and 116 shown in FIG. 10, and to be described subsequently) by out-diffusion of conductivity enhancing dopant from the pedestals.
[0047] For the above-discussed reasons, defined electrical node locations 25a, 27a, and 29aneed not be electrically conductive at the preliminary step of FIG. 3. Node locations 25a, 27aand 29acan be conductive at the step of FIG. 3 if formed by ion implanting of dopant into semiconductive material 12a. On the other hand, node locations 25a, 27aand 29acan be substantially non-conductive at the preliminary step of FIG. 3 in, for example, embodiments in which node locations 25a, 27aand 29aare ultimately doped by out-diffusion of dopant from conductively doped pedestals, such as the pedestals 112, 114 and 116 of FIG. 10.
[0048] Referring to FIGS. 4 and 5, a nitride layer 28ais provided over wordlines 24aand 26aand subsequently etched to form nitride spacers 30alaterally adjacent wordlines 24aand 26a.
[0049] Referring to FIG. 6, an overlying oxide layer 32ais provided over wordlines 24aand 26a, and a BPSG layer 34ais provided over oxide layer 32a. Oxide layer 32afunctions to prevent the diffusion of phosphorus from the BPSG into underlying materials. Overlying oxide layer 32ais about 500 Angstroms thick, and BPSG layer 34ais about 14,000 Angstroms thick. BPSG layer 34ais planarized, for example, by chemical-mechanical polishing. Such planarization forms a planar upper surface 35a.
[0050] After the planarization of layer 34a, a patterned polysilicon masking layer 36ais provided over layer 34a. Patterned polysilicon layer 36 is preferably undoped and about 3000 Angstroms thick. Formation of patterned polysilicon layer 36 can comprise provision of a patterned photoresist layer over an unpatterned polysilicon layer, followed by a conventional etch of the polysilicon to transfer a pattern from the patterned photoresist layer to the polysilicon, and thereby form patterned polysilicon layer 36. In the shown cross-sectional view, masking layer 36acomprises masking layer segments 42a.
[0051] Referring to FIG. 7, openings 38a, 39aand 40aare etched through patterned polysilicon layer 36aand into BPSG layer 34a, typically using a timed anisotropic dry etch.
[0052] Referring to FIG. 8, a second polysilicon layer is deposited over segments 42aand within openings 38a, 39aand 40ato form a composite polysilicon layer 44a. Typically the second polysilicon layer will be formed to a thickness of 1200 Angstroms. The second polysilicon will preferably have an identical chemical constituency to patterned polysilicon layer 36a(shown in FIGS. 6 and 7) so that combined polysilicon layer 44ahas a uniform constituency throughout its width. Accordingly, the second polysilicon layer preferably comprises undoped polysilicon.
[0053] Composite polysilicon layer 44acomprises raised portions 45awhere the second polysilicon layer overlaps segments 42a(shown in FIGS. 6 and 7) of patterned polysilicon layer 36a(shown in FIGS. 6 and 7). Composite polysilicon layer 44apartially fills openings 38a, 39aand 40a(shown in FIGS. 6 and 7), to form narrowed contact openings 46a, 47aand 48awithin the contact openings 38a, 39aand 40a, respectively. If openings 38a, 39a, and 40aare formed to a minimum capable photolithographic feature dimension obtainable during their fabrication, narrowed contact openings 46a, 47a, and 48awill comprise a cross-sectional minimum dimension of less than such minimum capable photolithographic feature dimension.
[0054] Referring to FIG. 9, raised portions 45a(shown in FIG. 8) are utilized as a masking layer for an in situ contact etch which extends openings 46a, 47aand 48athrough BPSG layer 34aand overlying oxide layer 32ato node locations 25a, 27aand 29a. After the extension of openings 46a, 47aand 48a, polysilicon layer 44ais divided into segments 43aremaining adjacent openings 46a, 47aand 48a.
[0055] Referring to FIG. 10, a storage node layer 110 is provided over segments 43aand within openings 46a, 47a, and 48a(shown in FIG. 9). Storage node layer 110 generally comprises conductive material, and most preferably comprises in situ doped polysilicon. In applications in which layer 110 comprises in situ doped polysilicon, the layer preferably comprises a thickness “X” of greater than 1000 Angstroms, more preferably of from about 6000 Angstroms to about 16,000 Angstroms, and most preferably of from about 6000 Angstroms to about 10,000 Angstroms. Methods for forming layer 110 are known to persons of ordinary skill in the art. An example method for forming the preferred in situ doped polysilicon layer 110 is a chemical vapor deposition (CVD) process utilizing gaseous phosphine as a dopant source.
[0056] The material of layer 110 within openings 46a, 47aand 48a(shown in FIG. 9) forms conductive pedestals 112, 114 and 116 extending to node locations 25a, 27aand 29a, respectively. Storage node layer 110 is preferably in electrical connection with masking layer 44a, and most preferably in physical contact with masking layer 44a.
[0057] Photoresist blocks 111 are formed above layer 110. After formation of blocks 111, layers 110 and 44aare etched to form storage nodes 120 and 122 (shown in FIG. 11). Methods for etching the preferred doped polysilicon layer 110 and undoped polysilicon layer 44ato form storage nodes 120 and 122 will be readily recognized by persons of ordinary skill in the art, and include, for example, an anisotropic dry etch. Blocks 111 are removed after formation of storage nodes 120 and 122.
[0058] As mentioned previously, layer 44apreferably initially comprises undoped polysilicon. In such preferred circumstances, layer 44amay be conductively doped by out-diffusion of conductivity enhancing dopant from storage node layer 110 to increase the conductive surface area of storage nodes 120 and 122. Alternatively, by way of example, layer 44amay comprise conductively doped polysilicon, in which case the entirety of storage nodes 120 and 122 are conductive without substantial out-diffusion from layer 110 into layer 44a.
[0059] Referring to FIG. 11, storage nodes 120 and 122 comprise top surfaces 149 and, in the shown lateral cross-sectional view, opposing lateral surfaces 147. In preferred embodiments, storage nodes 120 and 122 will comprise a circular or curvaceous horizontal cross-sectional shape, such that the shown lateral surfaces 147 are continuous around the pedestals. However, for purposes of the following discussion the shown lateral surfaces on opposing sides of the pedestals may be referred to as opposing lateral surfaces, as they appear to be opposing surfaces in the cross-sectional views of FIGS. 11-24. Use of the term “opposing lateral surfaces” in either this disclosure or the claims that follow is not to be understood as being limited to embodiments of the pedestals having non-curvaceous horizontal cross-sectional shapes. Defined spacers 119 are formed adjacent pedestal 114 from the etch of layer 44a.
[0060] Referring to FIGS. 12 and 13, outer surfaces 147 and 149 of storage nodes 120 and 122 are preferably effectively roughened. Such roughening can be accomplished by, for example, forming a rugged polysilicon layer 124 over outer surfaces of storage nodes 120 and 122. Preferably, rugged polysilicon layer 124 comprises at least one material selected from the group consisting of cylindrical grain polysilicon and hemispherical grain polysilicon. Roughness is transferred from rugged polysilicon layer 124 to the outer surfaces of nodes 120 and 124 in processing occurring between the illustrated step of FIG. 12 and the illustrated step of FIG. 13. Such transfer of roughness can be accomplished by, for example, an isotropic dry or wet etch of rugged polysilicon layer 124, or an anisotropic dry etch of layer 124. Typically, isotropic etching of rugged polysilicon layer 124 transfers roughness not only to storage nodes 120 and 122, but also to an upper surface 115 of pedestal 114, and to upper surface 35aof BPSG layer 34a. Preferably, the above-described etch of rugged layer 124 ultimately removes rugged layer 124 from over upper surface 35a, and thus advantageously electrically isolates storage nodes 120 and 122 from pedestal 114. In alternative embodiments, which are not shown, outer surfaces 147 and 149 may be roughened by specifically applying a rugged polysilicon layer to these surfaces and not to surface 35a. In such alternative embodiments, the rugged layer need not be etched to isolate nodes 120 and 122 from pedestal 114.
[0061] Referring to FIG. 14, storage nodes 120 and 122 are incorporated into capacitor constructions 126 and 128, respectively. Capacitors 126 and 128 are formed by depositing a dielectric layer 130 and a cell plate layer 132 over surfaces 147 and 149 of nodes 120 and 122. Dielectric layer 130 will typically comprise an insulative material, such as silicon nitride or a composite of silicon oxide and silicon nitride, and cell plate layer 132 will typically comprise a conductive material, such as conductively doped polysilicon.
[0062] Referring to FIG. 15, layers 130 and 132 are etched, by conventional methods, to isolate capacitors 126 and 128 from pedestal 114. After the etch of layers 130 and 132, an insulative layer 136 is provided over the capacitor structures 126 and 128, and over pedestal 114. Insulative material 136 may comprise, for example, BPSG.
[0063] Referring to FIG. 16, a portion of insulative material 136 is removed from over pedestal 114, by conventional methods, to form a bitline plug opening 138. The formation of bitline plug opening 138 exposes an electrically conductive upper surface 140 of pedestal 114.
[0064] A conductive layer 142 is formed over layer 136 and within opening 138 to form a bitline plug 75ain electrical connection with pedestal 114. Bitline plug 75aand pedestal 114 together comprise a bitline contact 77a. Conductive layer 142 may comprise, for example, tungsten. Methods for depositing a tungsten layer 142 are know to persons of ordinary skill in the art, and may include, for example, sputter deposition.
[0065] Referring to FIG. 17, layer 142 (shown in FIG. 16) is removed from over layer 136. Preferably, such removal is accomplished by polishing, such that a remaining upper surface 144 of layer 136 is planarized. Methods of accomplishing such polishing are known to persons of ordinary skill in the art, and may include, for example, chemical mechanical polishing.
[0066] After removal of layer 142 (shown in FIG. 16) from over layer 136, a conductive bitline 76ais provided over layer 136 and in electrical connection with bitline contact 77a. Accordingly, bitline contact 77aelectrically connects bitline 76awith node location 27a.
[0067] The resulting structure shown in FIG. 17 is a DRAM array comprising capacitors 126 and 128 electrically connected to bitline 76athrough transistors of wordlines 26a. Capacitor constructions 126 and 128 comprise polysilicon masking layer 44aagainst conductively doped polysilicon layer 110. In the shown preferred embodiment, bitline 76aextends above capacitor constructions 126 and 128.
[0068] A second embodiment of the invention is described with reference to FIGS. 18 and 19. Referring first to FIG. 18, a wafer fragment 10bis illustrated at a processing step subsequent to the step of FIG. 11. As discussed previously, a preferred embodiment of the invention comprises an undoped polysilicon masking layer 44a(shown and described above with reference to FIG. 8) adjacent a conductively doped polysilicon storage node layer 110. In the embodiment of FIG. 18, the different material constructions of 110 and 44aare utilized to selectively remove layer 44a, and to thereby form, in the lateral cross-sectional view of FIG. 18, laterally opposing cavities 143 beneath storage nodes 120 and 122. As mentioned above, storage nodes 120 and 122 will preferably comprise a circular or curvaceous horizontal cross-sectional shape, such that the shown lateral surfaces 147 are continuous around pedestals 112 and 116. Accordingly, cavities 143 will also preferably extend continuously around pedestals 112 and 116. Cavities 143 increase the available surface area of a capacitor formed from storage nodes 120 and 122.
[0069] Etches for selectively removing undoped polysilicon relative to doped polysilicon and oxide are known to persons of ordinary skill in the art. An example of such etching conditions is an etch comprising a tetramethyl ammonium hydroxide (TMAH) solution (2.5% in water), conducted at 30° C. Such etch conditions are selective for undoped polysilicon relative to doped polysilicon, with selectivity commonly being about 40:1 when the doped polysilicon comprises greater than 1×1019ions of dopant/cm3.
[0070] After removal of layer 44a, subsequent processing, such as the processing of FIGS. 12-17, may be utilized to form the resultant DRAM array shown in FIG. 19. The DRAM array of FIG. 19 comprises capacitor constructions 148 and 150, with laterally opposing cavities 143 extending beneath storage nodes 120 and 122. As shown, the roughened surfaces of storage nodes 120 and 122, together with dielectric layer 130 and cell plate layer 132 advantageously extend over top surface 149, along the opposing lateral surfaces 147, and within laterally opposing cavities 143.
[0071] A third embodiment of a method of the present invention is described with reference to FIGS. 20-23. Referring first to FIG. 20, a wafer fragment 10c is illustrated at a step subsequent to that of FIG. 9. Similar to the processing step of FIG. 10, a conductive later 110 is provided over the fragment 10a of FIG. 20 to form conductive pedestals 112, 114 and 116. However in contrast to the processing step of FIG. 10, a rugged polysilicon layer 152 is provided over layer 110 to roughen an upper surface of layer 110.
[0072] After formation of rugged polysilicon layer 152, photoresist blocks 112 are provided over layer 110 and an etch, such as the etch described above with reference to FIGS. 17 and 18, is conducted to form storage node blocks 154 and 156 (shown in FIG. 22) comprising rugged polysilicon layer 152. Like blocks 120 and 122 of FIG. 11, blocks 154 and 156 of FIG. 22 comprise a conductive layer 110, preferably conductively doped polysilicon, adjacent a semiconductive masking layer 44a, preferably comprising undoped polysilicon.
[0073] Wafer 10cof FIG. 22 may be subjected to subsequent processing, such as that described above with reference to FIGS. 14-17, to form the DRAM array of FIG. 23.
[0074] In a fourth embodiment of the invention, the second and third embodiments (i.e. the embodiments of FIGS. 20-23, and of FIGS. 18-19) are combined to form the shown wafer fragment 10d of FIG. 24. Wafer fragment 10dcomprises a DRAM array, with gaps 143 adjacent storage nodes 154 and 156. In the shown preferred aspect of the embodiment, dielectric layer 130 and cell plate layer 132 envelop within gaps 143.
[0075] The above-described DRAMs and capacitors of the present invention can be implemented into integrated circuitry, including microprocessors.
[0076] To aid in interpretation of the claims that follow, the term “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.
[0077] In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.
Claims
What is claimed is:
1. A method of forming a capacitor comprising the following steps:
forming a storage node which in lateral cross-section comprises an outer surface extending over a top of the storage node, along a pair of opposing lateral surfaces of the storage node, and forms parts of the peripheries of a pair of laterally opposing cavities underneath the storage node;
roughening at least part of the outer surface of the storage node by forming a rugged polysilicon layer over said at least part of the outer surface of the storage node and etching through the rugged polysilicon layer to the storage node to transfer a roughened surface pattern from the rugged polysilicon layer to the at least part of the outer surface of the storage node;
forming a dielectric layer against the roughened storage node outer surface; and
forming a cell plate layer against the dielectric layer.
2. The method of claim 1 wherein the dielectric layer extends along the lateral opposing surfaces of the storage node and within the opposing cavities beneath the storage node.
3. The method of claim 1 wherein the cell plate layer extends along the lateral opposing surfaces of the storage node and within the opposing cavities beneath the storage node.
4. The method of claim 1 wherein the top outer surface of the storage node is at least part of the at least a portion of the outer surface which is roughened prior to forming the dialectric layer and the cell plate layer.
5. The method of claim 1 wherein the outer surface extending over the top of the storage node, along the pair of opposing lateral surfaces of the storage node, and within the laterally opposing cavities beneath the storage node is at least part of the at least a portion of the outer surface which is roughened prior to forming the dielectric layer and the cell plate layer.
6. A method of forming a DRAM cell comprising the following steps:
forming a storage node which in lateral cross-section comprises an outer surface extending over a top of the storage node, along a pair of opposing lateral surfaces of the storage node, and within laterally opposing cavities underneath the storage node;
roughening at least part of the outer surface of the storage node by forming a rugged polysilicon layer over said at least part of the outer surface of the storage node and etching through the rugged polysilicon layer to the storage node to transfer a roughened surface pattern from the rugged polysilicon layer to the at least part of the outer surface of the storage node;
forming a dielectric layer against the roughened storage node outer surface;
forming a cell plate layer against the dielectric layer; the storage node, dielectric layer and cell plate layer being together configured to form a capacitor;
forming a bitline; and
forming a transistor gate to electrically connect the bitline to the capacitor.
7. The method of claim 6 wherein the dielectric layer extends along the lateral opposing surfaces of the storage node and within the opposing cavities beneath the storage node.
8. The method of claim 6 wherein the cell plate layer extends along the lateral opposing surfaces of the storage node and within the opposing cavities beneath the storage node.
9. The method of claim 6 wherein the top outer surface of the storage node prior is at least part of the at least a portion of the outer surface which is roughened prior to forming the dielectric layer and the cell plate layer.
10. The method of claim 6 wherein the outer surface extending over the top of the storage node, along the pair of opposing lateral surfaces of the storage node, and within the laterally opposing cavities beneath the storage node is at least part of the at least a portion of the outer surface which is roughened prior to forming the dielectric layer and the cell plate layer.
Patent Citations (30)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US4845537 | 1989-07-01 | Nishimura et al. | Applicant |
| US4864374 | 1989-09-01 | Banerjee | Applicant |
| US5049517 | 1991-09-01 | Liu et al. | Examiner |
| US5170233 | 1992-12-01 | Liu et al. | Applicant |
| US5206183 | 1993-04-01 | Dennison | Applicant |
| US5227325 | 1993-07-01 | Gonzalez | Applicant |
| US5229310 | 1993-07-01 | Sivan | Applicant |
| US5229326 | 1993-07-01 | Dennison et al. | Applicant |
| US5244826 | 1993-09-01 | Gonzalez et al. | Applicant |
| US5270968 | 1993-12-01 | Kim et al. | Applicant |
| US5283455 | 1994-02-01 | Inoue et al. | Applicant |
| US5294561 | 1994-03-01 | Tanigawa | Applicant |
| US5323038 | 1994-06-01 | Gonzalez et al. | Applicant |
| US5334862 | 1994-08-01 | Manning et al. | Applicant |
| US5338700 | 1994-08-01 | Dennison et al. | Applicant |
| US5385858 | 1995-01-01 | Manabe | Applicant |
| US5389560 | 1995-02-01 | Park | Applicant |
| US5401681 | 1995-03-01 | Dennison | Applicant |
| US5444013 | 1995-08-01 | Akram et al. | Applicant |
| US5447878 | 1995-09-01 | Park et al. | Applicant |
| US5482856 | 1996-01-01 | Park et al. | Applicant |
| US5492848 | 1996-02-01 | Lur et al. | Examiner |
| US5516719 | 1996-05-01 | Ryou | Applicant |
| US5550080 | 1996-08-01 | Kim | Examiner |
| US5554557 | 1996-09-01 | Koh | Applicant |
| US5567640 | 1996-10-01 | Tseng | Examiner |
| US5650351 | 1997-07-01 | Wu | Examiner |
| US5851898 | 1998-12-01 | Hsia et al. | Applicant |
| US5909616 | 1999-06-01 | Dennison | Examiner |
| US5953609 | 1999-09-01 | Koyama et al. | Examiner |
Non-Patent Literature (4)
- Sakao, M., “A Capacitor-Over-Bit-Line (COB) Cell With A Hemispherical-Grain Storage Node For 64Mb DRAMs”, 1990 IEEE, pp. 27.3.1-27.3.4.Applicant
- Aoki, M., et al., “Fully Self-Aligned 6F2 Cell Technology For Low Cost 1Gb DRAM”, 1996 IEEE, pp. 22-23.Applicant
- IBM Technical Disclosure Bulletin, “Methods of Forming Small Contact Holes”, vol. 30, No. 8 (Jan. 1988), pp. 252-253.Applicant
- Hayden, J.D., et al., “A New Toroidal TFT Structure For Future Generation SRAMs”,IEEE 1993, pp. 825-828, IEDM.Applicant