US 6,208,029 B1Grant

Integrated circuit device with reduced cross talk

Issue Date:2001-03-27

•8 Claims

•3 Drawing Sheets

Abstract

A low dielectric material is applied, as by spinning on, over the passivation layer of a semiconductor chip to fill the gaps which may exist between the top layer metal lines, and thereby minimize the possibility of cross talk which might otherwise be present between those lines.

Metadata

Assignee

Hyundai Electronics America

Inventors

Derryl D. J. Allman
Kenneth P. Fuchs
Gayle W. Miller
Samuel C. Gioia

Application Information

Application Number:US 08/829,745

Filing Date:1997-03-31

Priority Date:1993-12-14

Art Unit:7

Classifications

IPC:

H01L 2348

Field of Search:

257635257637257644257659257786257784257655

Patent Drawings (3 sheets)

Description

[0002] This is a continuation of application Ser. No. 08/374,016 filed Jan. 18, 1995 which was a continuation of application Ser. No. 08/165,872 filed Dec. 14, 1993 now U.S. Pat. No. 5,438,022 issued on Aug. 1, 1995.

Background of the Invention

[0003] The present invention relates to a method for producing an integrated circuit device and more particularly relates to a method for producing an integrated circuit device in which circuit cross talk is minimized by using a low dielectric constant coating material.

[0004] Cross talk between top layer metal interconnect lines of a semiconductor device can be caused by a high dielectric constant material filling the space between two metal lines. The plastic material commonly used for packaging of integrated circuits normally has a dielectric constant of between 6 and 8. As moisture penetrates the plastic material, the dielectric constant of the material increases. A higher dielectric constant increases the likelihood of capacitive coupling between adjacent metal lines.

[0005] Cross talk and capacitive effects between metal lines in a semiconductor chip are becoming greater problems with shrinking geometries and increasing chip speeds. Many of the attendant problems are difficult to model and will inexplicably show up as errors.

Summary of the Invention

[0006] In accordance with the present invention, a method for minimizing circuit cross talk between adjacent metal lines in an integrated circuit device is provided. This method employs the application of a low dielectric constant material over the passivation layer of an integrated circuit semiconductor device.

[0007] It is accordingly an object of the present invention to provide a method for minimizing cross talk between adjacent metal lines in an integrated circuit device.

[0008] It is another object of the present invention to provide a method for minimizing cross talk in an integrated circuit having a passivation layer by applying a low dielectric constant material over the passivation layer.

[0009] Another object is to provide a method for minimizing cross talk in an integrated circuit which includes the steps of applying a low dielectric constant material to the integrated circuit and curing the resulting structure by heating in a suitable atmosphere.

[0010] Additional benefits and advantages of the present invention will become apparent to those skilled in the art to which this invention relates from the subsequent description of the preferred embodiment and the appended claims, taken in conjunction with the accompanying drawings.

Brief Description of the Drawings

[0011] FIG. 1 is a sectional view of a typical integrated circuit wafer before a passivation SOG layer is applied thereto.

[0012] FIG. 2 is a sectional view similar to FIG. 1, but showing a passivation SOG layer applied thereto.

[0013] FIG. 3 is a flow diagram showing a process in which a passivation SOG layer is applied to an integrated circuit wafer.

Detailed Description

[0014] Referring now to FIG. 1, shown there is a cross-sectional view of a typical integrated circuit device 10, including a silicon substrate 12, field oxide elements 14 for isolation between transistors and polysilicon gates 16. A BPSG (boron phosphorus doped glass) oxide 18 extends over the substrate 12 and elements 14 and 16, while a first group of metal lines 20 are located over the BPSG oxide 18, and are separated by a first dielectric layer of intermetal oxide 22, having an SOG dielectric layer 24 positioned in the oxide layer 22. A second layer of intermetal oxide 26 is applied over the metal lines 20, the first oxide layer 22 and the SOG layer 24. Above the second layer of oxide 26 is a second group of metal lines 28 which may be disposed at right angles to the first lines 20. A passivation oxide 30 is deposited over the second group of metal lines 28. It will be seen that the passivation oxide 30 is not completely planar, but is formed, as a result of the deposition, with gaps grooves or depressions 32 which extend downwardly between the metal lines 28.

[0015] FIG. 2 shows the integrated circuit device 10 of FIG. 1 with a low dielectric constant passivation layer 34 added, in accordance with the present invention. It will be noted that the layer 34 fills the grooves 32 in the passivation oxide 30 between the metal lines 28, in addition to extending over the entire upper surface of the integrated circuit device 10. The plastic material which is normally used for packaging devices such as the integrated circuit device 10 is thus prevented from penetrating into the grooves 32 in the passivation oxide 30, where it might cause cross talk between adjacent metal lines 28.

[0016] The process for applying the passivation SOG layer 34 to the integrated circuit device 10 will now be described with reference to the flow diagram of FIG. 3. As shown in FIG. 3, and as represented by block 40, the process is initiated by the providing of an integrated circuit device, such as the device 10 of FIG. 1, on which a passivation film or oxide may have been applied.

[0017] Following this, and as represented in block 42, a low dielectric constant material 34 is spun or otherwise applied on top of the upper surface of the integrated circuit device 10, which surface may comprise the passivation oxide 30. As is well known, in the spin on glass (SOG) process, SOG is dispersed on a stationary wafer, and the wafer is then spun so that the SOG is distributed on the wafer by centrifugal force. The final thickness of the layer is based, at least in part, upon the spin rate.

[0018] The following materials are among those which have a low dielectric constant and can be spun on top of the passivation oxide 30: polyimide, spin-on-glass (SOG), glass resins of various compositions, and Teflon (Trademark). The range in dielectric constant for these materials is from 2 to 5. The dielectric constants of the SOGs, glass resins and Teflon materials do not appreciably increase with moisture incorporation. The thickness of the spun-on coating may vary from approximately one tenth micron to approximately twenty microns, depending on various considerations, such as the material being used.

[0019] Following the spinning on of material, the method includes a curing step, as represented by block 44. This curing can be accomplished in a furnace, or by other means, such as a bake oven or a hot plate oven. The temperature employed will normally vary from approximately 100 degrees Celsius to approximately 500 degrees Celsius, and the duration of the curing may vary widely, from a duration of approximately ten seconds to a duration of approximately seven hours. The curing process can take place in one of a number of different atmospheres, including air, oxygen, argon, nitrogen or forming gas, which comprises 10% hydrogen and 90% nitrogen. A typical curing operation may employ a temperature of 400 degrees Celsius for a duration of one hour in an atmosphere of nitrogen.

[0020] When the curing has been completed, photomasking and etching steps may be performed (blocks 46 and 48). This is done to open areas in the SOG layer and the passivation oxide layer to facilitate bonding from the package to the integrated circuit device.

[0021] Next, the resist emulsion from the steps represented by blocks 46 and 48 is removed, as represented by block 50. This step may not be necessary if the photoresist is completely consumed in the etching step.

[0022] Finally, as represented in block 52, the integrated circuit device 10 is annealed to remove any damage and defects which may be present in the gate oxides. It should be noted that this alloying or annealing step can be done prior to the application of the passivation oxide 30, or in some instances not at all.

[0023] The low dielectric constant coating material can also be used as a layer to relieve the stress which is imparted to the die or wafer by the application of the plastic thereto, if the layer exceeds one micron in thickness. If Teflon-based material is used, it may have to receive a special treatment after the final cure operation to enable the plastic encapsulating material to stick to the wafer. The Teflon surface may have to be roughened.

[0024] A relatively thick layer of the low dielectric constant material would also serve as a barrier to alpha particles which can cause errors in the integrated circuit device. For this, a layer in excess of five microns would be needed.

[0025] Although the invention has been described with particular reference to a preferred embodiment thereof, variations and modifications of the present invention can be effected within the spirit and scope of the following claims.

Claims

What is claimed is:

1. An integrated circuit device comprising:

a plurality of top layer metal interconnect lines;

a passivation layer disposed over said top layer metal interconnect lines and having gaps which extend between said metal interconnect lines;

low dielectric constant material disposed over said passivation layer and in said gaps to prevent the deposition of a high dielectric constant material in said gaps and to reduce crosstalk between said metal interconnect lines at high operating speeds of said integrated circuit;

high dielectric constant material disposed over said low dielectric constant material; and

wherein said low dielectric constant material has a thickness greater than 10 microns and less than about 20 microns so as to serve as a barrier to alpha particles during operation.

2. The integrated circuit device of claim 1 wherein said low dielectric constant material comprises polyimide.

3. The integrated circuit device of claim 2 wherein said low dielectric constant material consists of polyimide.

4. The integrated circuit device of claim 1 wherein said low dielectric constant material has a dielectric constant of between about 2 and about 5.

5. The integrated circuit device of claim 4 wherein said high dielectric constant material has a dielectric constant of between about 6 and about 8.

6. The integrated circuit device of claim 1 wherein said high dielectric constant material has a dielectric constant of between about 6 and about 8.

7. The integrated circuit device of claim 1 wherein said passivation layer has a dielectric constant that is higher than said low dielectric constant material.

8. The integrated circuit device of claim 1 and further comprising:

a wafer; and

means for relieving stress imparted to said wafer by said high dielectric constant material.

Patent Citations (30)

Patent	Date	Inventor	Cited By
US3676756	1972-07-01	Merrin	Applicant
US4039702	1977-08-01	DiBugnara et al.	Applicant
US4339526	1982-07-01	Baise et al.	Applicant
US4437139	1984-03-01	Howard	Applicant
US4654223	1987-03-01	Araps et al.	Applicant
US4656050	1987-04-01	Araps et al.	Applicant
US4719125	1988-01-01	Anello et al.	Applicant
US4733289	1988-03-01	Tsurumaru	Examiner
US4810673	1989-03-01	Freeman	Applicant
US4859253	1989-08-01	Buchanan et al.	Applicant
US4965134	1990-10-01	Ahne et al.	Applicant
US4965226	1990-10-01	Gootzen et al.	Applicant
US5001108	1991-03-01	Taguchi	Applicant
US5003062	1991-03-01	Yen	Applicant
US5043789	1991-08-01	Linde et al.	Applicant
US5051377	1991-09-01	Euen et al.	Applicant
US5114754	1992-05-01	Cronin et al.	Applicant
US5122483	1992-06-01	Sakai et al.	Applicant
US5206091	1993-04-01	Beuhler et al.	Applicant
US5254497	1993-10-01	Liu	Applicant
US5260600	1993-11-01	Harada	Examiner
US5290399	1994-03-01	Reinhardt	Applicant
US5430329	1995-07-01	Harada et al.	Examiner
DE3116406	1982-06-01		Applicant
DE3805490	1988-09-01		Applicant
EP122631	1984-10-01		Applicant
EP501564	1992-09-01		Examiner
JP241832	1989-09-01		Examiner
JP31711	1990-01-01		Examiner
JP237030	1990-09-01		Applicant

Non-Patent Literature (6)

European Patent Office publication of Patent Abstracts of Japan for Japanese Application No. 01261332, published as publication No. 03124052 on May 27, 1991.Applicant
European Patent Office publication of Patent Abstracts of Japan for Japanese Application No. 01290216, published as publication No. 03151657 on Jun. 27, 1991.Applicant
*Jaouen, H., et al., “Impact of Low K Dielectic on Dynamic Electrical Performances of 0.35 μm IC,” SGS-Thomson, Crolles-France, date unknown.Applicant
*Matsumoto, K., et al., “Gas Permeation of Aromatic Polymides. I. Relationship Between Gas Permeabilities and Dielectric Constants,” Journal of Membrane Science, 81 (1993) pp. 15-22, ©1993 Elsevier Science Publishers B.V.Applicant
*Matsumoto, K., “Gas Permeation of Aromatic Polyimides. II. Influence of Chemical Structure,” Journal of Membrane Science, 81 (1993) p. 23, ©1993 Elsevier Science Publishers B.V.Applicant
*Auman, B.C., “Polyimides and Copolyimides with Low Dielectric Constant, Low Moisture Absorption, and Low Coefficient of Thermal Expansio for Use as Interlayer Dielectrics,” Materials Research Society Symposium Proceedings, vol. 337, © 1994 Materials Research Society, pp. 705-715.Applicant