Horizontal oscillation circuit capable of changing frequency

[0002] This application is a continuation of Ser. No. 08/722,460, filed Sep. 27, 1996, now U.S. Pat. No. 5,777,520.

[0003] 1. Field of the Invention

[0004] The present invention relates to a semiconductor integrated circuit having an oscillation circuit and, more particularly, to a horizontal oscillation circuit which can change the frequency of a horizontal sync signal over a wide range and is applied to a monitor or a television receiver.

[0005] 2. Description of the Related Art

[0006] A PLL (Phase Locked Loop) circuit is used as a horizontal oscillation circuit in a monitor used for, e.g., a computer, or a television receiver. This PLL circuit has a voltage-controlled oscillator (to be referred to as a VCO hereinafter) for generating a clock signal having a frequency n (n is an integer) times higher than the frequency of a horizontal sync signal.

[0007] Conventionally, the VCO is only required to generate clock signals of the same frequency. A recently developed monitor called a multi-scanning monitor can switch scanning speeds. The frequency of a horizontal sync signal supplied from a computer to a monitor of this type changes, for example, in the range of 20 kHz to 100 kHz. For this reason, a VCO applied to a horizontal oscillation circuit is required to be capable of oscillating over a wide range of the frequencies of horizontal sync signals.

[0008] If one VCO is made to oscillate over a wide frequency range, the VCO requires a high oscillation gain. If a high gain is set, the frequency response speed increases, resulting in a deterioration in jitter characteristics.

[0009] In order to solve this problem, a plurality of VCOs with different oscillation frequency ranges may be arranged such that the VCOs are switched to operate in accordance with the frequency of a horizontal sync signal. In this case, however, in addition to a plurality of VCOs, the oscillation circuit requires a frequency/voltage converter for generating a voltage corresponding to the frequency of a horizontal sync signal, resulting in an-undesirable increase in circuit size.

[0010] It is an object of the present invention to provide a horizontal oscillation circuit which can prevent a deterioration in jitter characteristics by suppressing the oscillation gain of a VCO, and prevent an increase in circuit size.

[0011] In order to achieve the above object, there is provided a semiconductor integrated circuit having an oscillation circuit, comprising:

[0012] frequency detection means for detecting a frequency of a horizontal sync signal, the frequency detection means generating a switching signal in accordance with the detected frequency; and

[0013] a voltage-controlled oscillator which has a plurality of oscillation modes obtained by dividing a frequency equal to an integer multiple of the frequency of the horizontal sync signal into a plurality of frequency ranges, and oscillates signals in the respective frequency ranges in accordance with control voltages, the oscillation modes of the voltage-controlled oscillator being switched in accordance with a switching signal output from the frequency detection means.

[0014] According to the present invention, signals in a wide frequency range can be oscillated by one voltage-controlled oscillator. In addition, since the frequency range in each oscillation mode of the voltage-controlled oscillator is narrow, the oscillation gain of the voltage-controlled oscillator can be decreased, and jitter can be reduced. Since the frequency detection circuit can be realized by a simple circuit, an increase in the overall circuit size can be suppressed.

[0015] The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate presently preferred embodiments of the invention and, together with the general description given above and the detailed description of the preferred embodiments given below, serve to explain the principles of the invention.

[0016] FIG. 1 is a block diagram showing the arrangement of the first embodiment of the present invention;

[0017] FIG. 2 is a circuit diagram showing the detailed arrangement of a VCO in FIG. 1;

[0018] FIG. 3 is a graph for explaining the operation of the VCO in FIG. 2;

[0019] FIG. 4 is a circuit diagram showing an example of the ring oscillator in FIG. 2;

[0020] FIG. 5 is a circuit diagram showing another example of the ring oscillator in FIG. 2;

[0021] FIG. 6 is a circuit diagram showing an example of the loop filter in FIG. 1;

[0022] FIG. 7 is a circuit diagram showing still another example of the ring oscillator in FIG. 2;

[0023] FIG. 8 is a circuit diagram showing another example of the VCO in FIG. 1;

[0024] FIG. 9 is a block diagram showing the arrangement of the second embodiment of the present invention;

[0025] FIG. 10 is a block diagram showing the arrangement of a frequency detect ion circuit;

[0026] FIG. 11 is a block diagram showing the arrangement of another frequency detection circuit; and

[0027] FIG. 12 is a block diagram showing the arrangement of a timer.

[0028] Embodiments of the present invention will be described below with reference to the accompanying drawings.

[0029] FIG. 1 shows the first embodiment of the present invention. Referring to FIG. 1, a PLL circuit 16 is constituted by a phase comparator 11, a loop filter 12 as a low-pass filter, a VCO 13, and a frequency divider 14. A horizontal sync signal f_Houtput from, e.g., a computer (not shown) and having a frequency which changes over a wide range is supplied to the first input terminal of the phase comparator 11. A reference signal f_routput from the frequency divider 14 and having almost the same frequency as that of the horizontal sync signal f_His supplied to the second input terminal of the phase comparator 11. The phase comparator 11 detects the phase difference between the horizontal sync signal f_Hand the reference signal f_r. A signal corresponding to the detected phase difference is supplied to the loop filter 12. The loop filter 12 outputs a control voltage V_Lcorresponding to the input signal. The control voltage V_Lis applied to the VCO 13. The VCO 13 generates a signal nf_Hin accordance with the control voltage V_Lapplied from the loop filter 12. This signal nf_Hhas a frequency n times (n is an integer) higher than the frequency of the horizontal sync signal f_H. As will be described later, the VCO 13 has a plurality of oscillation modes obtained by dividing a wide frequency range into a plurality of ranges. The oscillation frequency range in each oscillation mode is set to be narrow to decrease the oscillation gain. The signal nf_Houtput from the VCO 13 is supplied to a horizontal drive circuit (not shown) and the frequency divider 14. The frequency divider 14 frequency-divides the period of the input signal to 1/n so as to generate the reference signal f_r.

[0030] The horizontal sync signal f_Hand a clock signal CL are supplied to a frequency detection circuit 15. As shown in FIG. 10, the frequency detection circuit 15 is constituted by a counter 15afor counting, e.g., clock signals CL, and a decoder 15bconnected to the counter 15a.The counter 15adetects the frequency of the horizontal sync signal f_Hby counting clock signals CL in one period of the input horizontal sync signal f_H, i.e., a 1-H interval. The decoder 15boutputs a mode switching signal MSn (n=1 to 4) for switching the oscillation modes of the VCO 13 in accordance with the detected frequency. In this case, the decoder 15bsets one of mode switching signals MS1 to MS4 at high level in accordance with the detected frequency.

[0031] The mode switching signals MSn are appropriately set in each embodiment described later. That is, the arrangement of the decoder 15bis changed in each embodiment. For example, at least one of the mode switching signals MS1 to MS4 can be set at high level or low level in accordance with the detected frequency. A decoder of this type can be realized by a known technique using a logic circuit.

[0032] FIG. 2 shows an example of the VCO 13. This VCO 13 is constituted by a ring oscillator 20 and a selector 21. The ring oscillator 20 comprises an odd number of series-connected inverter circuits 20₁to 20_n+1. The control voltage V_Loutput from the loop filter 12 is applied to each of the inverter circuits 20₁to 20_n+1.

[0033] The output terminals of the inverter circuits 20_n−5, 20_n−3, 20_n−1, and 20_n+1are connected to the input terminals of the selector 21. The mode switching signal MSn output from the frequency detection circuit 15 is supplied to the selector 21. The selector 21 selects one of output signals from the inverter circuits 20_n−5, 20_n−3, 20_n−1, and 20_n+1in accordance with the mode switching signal MSn. That is, the selector 21 switches the numbers of inverter circuits constituting the ring oscillator 20 to switch the oscillation modes in accordance with the mode switching signal MSn. The output signal from the selector 21 is supplied to the input terminal of the first inverter circuit 20₁of the selector 21. The oscillation modes of the VCO 13 are therefore switched in accordance with the mode switching signal MSn, and the signal nf_His output.

[0034] FIG. 3 shows the operation of the VCO 13. The oscillation modes of the VCO 13 are switched in accordance with the mode switching signals MS1 to MS4. In each oscillation mode, the VCO 13 oscillates at a predetermined frequency indicated by a solid line in accordance with the control voltage V_Loutput from the loop filter 12.

[0035] FIG. 4 shows an inverter circuit as a part of the ring oscillator 20. A current path constituted by P-channel MOSFETs (to be referred to as PMOSs hereinafter) P1 and P2 and N-channel MOSFETs (to be referred to as NMOSs hereinafter) N1 and N2 is connected in series between a power supply Vdd and ground. The gates of the PMOSs P1 and P2 and the NMOSs N1 and N2 are commonly connected, and the node between the PMOS P2 and the NNOS N1 serves as an output terminal. PMOSs P3 and P4 are connected in parallel with the PMOS P1. The control voltage V_Loutput from the loop filter 12 is applied to the gates of the PMOSs P3 and P4. The currents flowing in the PMOSs P3 and P4 change in accordance with the control voltage V_L. The current flowing in the PMOS P1 therefore changes in accordance with the control voltage V_L. That is, the dimension of the PMOS P1 is changed in accordance with the control voltage V_L, and the oscillation frequency of the ring oscillator 20 is changed in accordance with this change in dimension.

[0036] According to the above embodiment, the VCO 13 is constituted by the ring oscillator 20 having a plurality of inverter circuits connected in series, and switches the numbers of inverter circuits constituting the ring oscillator 20 in accordance with the frequency of the horizontal sync signal f_Hdetected by the frequency detection circuit 15, thereby switching the oscillation modes. In each oscillation mode, the oscillation frequency of the VCO 13 is changed in accordance with the control voltage V_L. Therefore, signals having frequencies in a wide range can be oscillated by using one VCO 13. In addition, as indicated by the solid lines in FIG. 3, the frequency ranges in the respective oscillation modes are narrow. For this reason, the oscillation gain of the VCO 13 can be decreased as compared with the case wherein the frequency range is wide as indicated by the dotted line in FIG. 3, and hence jitter can be reduced.

[0037] Furthermore, a plurality of VCOs are not required but only the VCO 13 is required, unlike the conventional oscillation circuit. In addition, since a frequency detection circuit can be realized by a simple circuit, the circuit size is smaller than that of a conventional frequency/voltage converter. An increase in the overall circuit size can therefore be suppressed.

[0038] FIG. 5 shows another inverter circuit as a part of the ring oscillator 20. The same reference numerals in FIG. 5 denote the same parts as in FIG. 4, and only a different portion will be described. In this case, NMOSs N3 and N4 are connected in parallel with the NMOS N2. In addition, a control voltage V_L1output from the output terminal of the loop filter 12 is applied to the gates of the PMOSs P3 and P4, whereas a control voltage V_L2output from the input terminal of the loop filter 12 (the output voltage from the phase comparator 11) is applied to the gates of the NMOSs N3 and N4.

[0039] FIG. 6 shows an example of the loop filter 12. The loop filter 12 comprises a differential amplifier 31 and resistors 32, 33, 34, and 35. That is, the output terminal of the phase comparator 11 is connected to the non-inverting input terminal of the differential amplifier 31 through the resistor 32. The resistor 33 is connected between this non-inverting input terminal and the output terminal of the differential amplifier 31. The resistors 34 and 35 are connected in series between a power supply Vdd and ground. The node between the resistors 34 and 35 is connected to the inverting input terminal of the differential amplifier 31. The control voltage V_L1is output from the output terminal of the differential amplifier 31. The control voltage V_L2is output from the output terminal of the phase comparator 11.

[0040] When, for example, the phase of the horizontal sync signal f_Hleads the phase of the reference signal f_r, the phase comparator 11 outputs a high-level signal. When the phase of the horizontal sync signal f_Hlags behind the phase of the reference signal f_r, the phase comparator 11 outputs a low-level signal. When the horizontal sync signal f_His in phase with the reference signal f_r, a high-impedance state is set.

[0041] The inverter circuit shown in FIG. 5 switches the dimensions of the PMOSs and the NMOSs in accordance with the control voltages V_L1and V_L2from the loop filter 12, thereby switching the oscillation frequencies of the VCO 13. With this arrangement, the oscillation frequency range can be broadened.

[0042] In the above embodiment, a fixed voltage may be applied to the gates of the NMOSs N3 and N4 instead of applying the control voltage V_L2. In this case, noise can be reduced.

[0043] FIG. 7 shows still another inverter circuit as a part of the ring oscillator 20. The same reference numerals in FIG. 7 denote the same parts as in FIG. 6, and only a different portion will be described. In this case, a plurality of PMOSs P5, P6, P7, and P8 are connected to the PMOS P1. The mode switching signals MS1, MS2, MS3, and MS4 output from the frequency detection circuit 15 are respectively supplied to the gates of the PMOSs P5, P6, P7, and P8. In addition, the control voltage V_Lfrom the loop filter 12 is applied to the gates of the NMOSs N3 and N4. In this case, the frequency detection circuit 15 sets at least one of the mode switching signals MS1 to MS4 at high level in accordance with the detected frequency.

[0044] The dimensions of the PMOS P1 are switched by changing the number of ON transistors among the NMOSs P5, P6, P7, and P8 by the mode switching signal MS1, MS2, MS3, or MS4. By switching the dimensions of the PMOS P1, the oscillation modes of the VCO are switched. If the inverter circuits constituting the ring oscillator 20 are arranged in the above manner, the selector 21 in FIG. 2 can be omitted. Therefore, the circuit may be designed such that the output signal from the last inverter circuit is fed back to the input terminal of the first inverter circuit.

[0045] FIG. 8 shows another example of the VCO 13. In the example shown in FIG. 2, the ring oscillator is constituted by a plurality of inverter circuits. In this example, the ring oscillator is constituted by an odd number of series-connected differential amplifiers 51₁to 51_nand 51_n+1and a selector 52. The control voltages V_L1and V_L2are applied to the differential amplifiers 51₁to 51_nand 51_n+1.

[0046] The selector 52 selects one of the output signals from the differential amplifiers 51_nand 51_n+1in accordance with the mode switching signal MSn. When the selector 52 selects the output signal from an odd-numbered differential amplifier, the non-inverting and inverting output signals from this differential amplifier are respectively supplied to the non-inverting and inverting input terminals of the differential amplifier 51₁. When the selector 52 selects the output signal from an even-numbered differential amplifier, the inverting and non-inverting output signals from this differential amplifier are respectively supplied to the non-inverting and inverting input terminals of the differential amplifier 51₁.

[0047] With the VCO shown in FIG. 8, the same effects as those of the above embodiment can be obtained. In addition, each differential amplifier has a constant current source (not shown). For this reason, the differential amplifier suffers less noise upon switching and with variations in power supply than the inverter. Therefore, the ring oscillator using differential amplifiers is superior in jitter characteristics to the ring oscillator using inverter circuits.

[0048] FIG. 9 shows the second embodiment of the present invention. The same reference numerals in FIG. 9 denote the same parts as in FIG. 1. In this embodiment, the timing at which the oscillation modes of a VCO are switched and the timing at which the horizontal linearity of a horizontal drive circuit is compensated are changed in accordance with the frequency of a horizontal sync signal.

[0049] Referring to FIG. 9, an output terminal of the frequency detection circuit 15 is connected to the VCO 13 through a first timer 61, and another output terminal of the frequency detection circuit 15 is also connected to a deflection switching circuit 63 through a second timer 62. An output signal nf_Hfrom the VCO 13 is supplied to a horizontal drive circuit 64. The deflection switching circuit 63 is connected to the horizontal drive circuit 64. The horizontal drive circuit 64 includes a capacitor Cp whose capacitance can be changed. By changing the capacitance of the capacitor Cp, the horizontal linearity can be compensated. The deflection switching circuit 63 changes the capacitance of the capacitor Cp in the horizontal drive circuit 64 in accordance with the frequency of a horizontal sync signal. The frequency detection circuit 15, the PLL circuit 16, and the first and second timers 61 and 62, excluding the deflection switching circuit 63 and the horizontal drive circuit 64, are formed into an integrated circuit.

[0050] The frequency detection circuit 15 outputs a mode switching signal Msn for controlling the VCO 13, a control signal MS2n for controlling the deflection switching circuit 63, and control signals TS1 and TS2 for controlling the first and second timers 61 and 62. The control signals TS1 and TS2 are complementary signals. Each of the first and second timers 61 and 62 is set in the first or second operation mode in accordance with a corresponding one of the control signals TS1 and TS2. When the first and second timers 61 and 62 are set in the first operation mode, the timers immediately output input signals. When the first and second timers 61 and 62 are set in the second operation mode, the timers output input signals with delays of 100 to 200 ns.

[0051] When the frequency of a horizontal sync signal is switched from a low frequency to a high frequency, the first timer 61 is set in the first operation mode, and the second timer 62 is set in the second operation mode in accordance with the control signals TS1 and TS2. First of all, therefore, the mode switching signal MSn is supplied to the VCO 13 through the first timer 61 to increase the oscillation frequency of the VCO 13. Thereafter, the control signal MS2n is supplied to the deflection switching circuit 63 through the second timer 62. The capacitances of the capacitor Cp in the horizontal drive circuit 64 are switched by the deflection switching circuit 63.

[0052] When the frequency of a horizontal sync signal is switched from a high frequency to a low frequency, the first and second timers 61 and 62 are respectively set in the second operation mode and the first operation mode in accordance with the control signals TS1 and TS2. First of all, therefore, the control signal MS2n is supplied to the deflection switching circuit 63 through the second timer 62, and the capacitances of the capacitor Cp in the horizontal drive circuit 64 are switched by the deflection switching circuit 63. Thereafter, the mode switching signal MSn is supplied to the VCO 13 through the first timer 61 so as to decrease the oscillation frequency of the VCO 13.

[0053] FIG. 11 shows the frequency detection circuit 15. For example, the frequency detection circuit 15 is constituted by a counter 15a, first and second decoders 15band 15c, first and second memories 15dand 15e, and a comparator 15f. The counter 15aand the first decoder 15bare the same as those in FIG. 10. The second decoder 15cis connected to the output terminal of the counter 15a. The second decoder 15cgenerates the control signal MS2n for switching the capacitances of the capacitor Cp in the horizontal drive circuit 64 in accordance with the frequency of a horizontal sync signal output from the counter 15a.

[0054] The first and second memories 15dand 15eare sequentially connected to the output terminal of the first decoder 15b. The first memory 15dstores the current mode switching signal output from the first decoder 15b. The second memory 15estores the preceding mode switching signal. The data stored in the first and second memories 15dand 15eare updated when the mode switching signal output from the first decoder 15bchanges. The first and second memories 15dand 15eare connected to the input terminals of the comparator 15f. The comparator 15fcompares the mode switching signal stored in the first memory 15dwith the mode switching signal stored in the second memory 15e, and outputs the control signals TS1 and TS2 in accordance with the comparison result. That is, the comparator 15fcan recognize in accordance with this comparison result whether the frequency of a horizontal sync signal is switched from a low frequency to a high frequency or from a high frequency to a low frequency. When the frequency of the horizontal sync signal is switched from a low frequency to a high frequency, the comparator 15fsets the control signals TS1 and TS2 at, for example, low level and high level, respectively. When the frequency of the horizontal sync signal is switched from a high frequency to a low frequency, the comparator 15fsets the control signals TS1 and TS2 at high level and low level, respectively.

[0055] FIG. 12 shows the arrangement of the first timer 61. Since the second timer 62 has the same arrangement as that of the first timer 61, a description thereof will be omitted. The mode switching signal MSn (the control signal MS2n in the case of the second timer) is supplied to a non-coincidence detector 61a. The non-coincidence detector 61ais constituted by a plurality of exclusive OR circuits, for example. When the mode switching signal MSn changes, the non-coincidence detector 61aoutput a signal. For example, the output signal from the non-coincidence detector 61ais supplied to a preset terminal PS of a preset type down counter 61b.

[0056] The output terminal of a multiplexer (MPX) 61cis connected to the down counter 61b. Time data N1 and N2 are supplied to input terminals of the multiplexer 61c. The time data N1 is a numerical value for setting a delay time of, e.g., 0 ns. The time data N2 is a numerical value for setting a delay time of, e.g., 100 to 200 ns. The multiplexer 61cselects one of the time data N1 and N2 in accordance with the control signal TS1, and supplies the selected data to the down counter 61b. The down counter 61bsets the time data output from the multiplexer 61cwhen a signal output from the non-coincidence detector 61ais supplied to the preset terminal PS.

[0057] A clock signal φ is supplied to a clock input terminal CK of the down counter 61bthrough a flip-flop circuit 61d. The down counter 61bcounts down the set time data in accordance with the clock signal φ. Output signals of the down counter 61bare supplied to an all “0” detector 61e. When the output signals from the down counter 61bbecomes all “0”, the detector 61eoutputs a high-level signal D1. This signal D1 is supplied to the flip-flop circuit 61dand a pulse generator 61f. The flip-flop circuit 61dis reset by the signal D1. As a result, supply of the clock signal φ to the down counter 61bis stopped. The pulse generator 61fgenerates a pulse signal in accordance with the signal D1, and supplies this pulse signal to a clock input terminal CK of a flip-flop circuit 61g. The mode switching signal MSn has been supplied to a data input terminal of the flip-flop circuit 61g. Upon reception of a pulse signal from the pulse generator 61f, the flip-flop circuit 61goutputs the mode switching signal MSn.

[0058] In the above arrangement, when time data corresponding to a delay time of 0 ns is set in the down counter 61b, the all “0” detector 61eimmediately outputs the signal D1. As a result, in response to the pulse signal supplied from the pulse generator 61f, the flip-flop circuit 61gimmediately outputs the mode switching signal MSn. If time data corresponding to a delay time of 100 to 200 ns is set in the down counter 61b, the all “0” detector 61eoutputs the signal D1 when the down counter 61bfinishes counting the set numerical value. As a result, in response to the pulse signal supplied from the pulse generator 61f, the flip-flop circuit 61goutputs the mode switching signal MSn after a lapse of 100 ns to 200 ns.

[0059] According to this embodiment, oscillation modes can be digitally set. In addition, by delaying a mode switching signal output from the frequency detection circuit 15 by a predetermined period of time using the first and second timers 61 and 62, a time difference can be set between the timing at which the oscillation frequencies of the VCO 13 are switched and the timing at which the capacitances of the capacitor in the horizontal drive circuit 64 are switched, when the frequency of a horizontal sync signal is switched. Therefore, the load on the horizontal drive circuit in a transient period during which the frequency of a horizontal sync signal is switched to another frequency can be reduced.

[0060] As is apparent, various changes and modifications of the embodiments can be made without departing from the spirit and scope of the invention.