US 6,165,889 AGrant
Process for Forming Trenches and Contacts During the Formation of a Semiconductor Memory Device
Issue Date:2000-12-26
•17 Claims
•4 Drawing Sheets
Abstract
A method of forming a contact to a semiconductor memory device feature comprises the steps of forming a first oxide layer over a feature such as a semiconductor substrate or a conductive line or plate, then forming a hard mask over the first oxide layer. A first patterned resist layer is formed on the hard mask, then the hard mask is patterned using the first resist layer as a pattern. The first resist layer is removed and a second oxide layer is formed over the hard mask. A second patterned resist layer is formed over the second oxide layer and the second oxide layer is etched using the second resist layer as a pattern while, during a single etch step, the first oxide layer is etched using the hard mask as a pattern, the hard mask functioning as an etch stop. The second resist layer is removed and a conductive layer is formed over the second dielectric layer and the hard mask, with the conductive layer (including any adhesion layers required to adhere the conductive layer to the underlying layer) contacting the feature and forming contacts. The conductive layer is then planarized.
Metadata
Assignee
- Micron Technology, Inc.
Inventor
- Philip J. Ireland
Application Information
Application Number:US 5563453
Filing Date:1995-11-13
Priority Date:1994-10-06
Art Unit:282
Classifications
IPC:
H01L 214763
Field of Search:
437438195618-626;629-633;666-675
Patent Drawings (4 sheets)
Description
Field of the Invention
This invention relates to the field of semiconductor manufacture, and more specifically to the formation of contacts and trenches in a dielectric material.
Background of the Invention
During the formation of a semiconductor device, layers of various materials such as dielectrics, masks, metals, doped polycrystalline silicon, and photoresist are formed over a semiconductor substrate. Contacts through dielectric materials to the semiconductor substrate are typically required during the formation of semiconductor devices, such as memory devices and microprocessors. Contacts to features other than the substrate, such as word lines and other structures, are also commonly performed.
One process to form a contact to a semiconductor substrate or other features through a dielectric includes the steps of forming a dielectric layer over the semiconductor substrate, then forming a first patterned layer of photoresist (resist) over the dielectric. An etch defines a contact through the dielectric to the substrate, and the resist layer is then removed.
The contacts are often connected with word lines or bit lines. To form the word or bit lines a second layer of resist is patterned over the dielectric layer leaving the contacts exposed, and also leaving exposed an area parallel and overlying the contacts. The dielectric is again etched, although the dielectric is not etched completely, thereby creating a trench in the dielectric but no additional contacts to the substrate. A layer of conductive material such as metal is then blanket deposited over the surface of the dielectric, and the wafer is planarized to leave conductive material within the contacts and within the trench.
Various problems are associated with processes such as the one described above. One problem is that the dielectric is etched to expose the substrate and to form contacts, then a second patterned resist layer is subsequently formed over the dielectric thus filling the contacts with resist. Due to the small sizes of the contacts in the dielectric, it can be difficult to completely remove the resist from the contacts in the dielectric, and thus the conductive layer which contacts the substrate may not make adequate electrical contact.
One method to solve the problem associated with resist filling the contact has been to first etch a contact in a first dielectric layer, then to deposit and planarize a first metal layer to form a metal plug to the substrate. A second dielectric layer having a trench is patterned over the first metal layer and over the first dielectric layer, then a second metal layer is formed over the second dielectric layer and then planarized. This process, however, requires the formation and planarization of two metal layers, thus adding additional steps and an additional metal-to-metal interface, which can be difficult to form reliably.
A process which can be accomplished by the deposition of a single metal layer and which does not require the formation of a resist layer within the contact to the substrate would be desirable.
Summary of the Invention
A method of forming a semiconductor device comprises the steps of forming a first dielectric layer over a feature such as a semiconductor substrate or a conductive line or plate, then forming a hard mask over the first dielectric layer. A first patterned resist layer is formed directly on the hard mask, and the hard mask is patterned using the first resist layer as a pattern. The first resist layer is removed.
Next, a second dielectric is formed over the hard mask, and a second patterned resist layer is formed over the second dielectric layer. The second dielectric layer is etched using the second resist layer as a pattern. Finally, the first dielectric layer is etched using the hard mask as a pattern.
Objects and advantages will become apparent to those skilled in the art from the following detailed description read in conjunction with the appended claims and the drawings attached hereto.
Brief Description of the Drawings
FIGS. 1-8 are isometric views showing one possible embodiment of the inventive process.
It should be emphasized that the drawings herein are not to scale but are merely schematic representations and are not intended to portray the specific parameters or the structural details of the invention, which can be determined by one of skill in the art by examination of the information herein.
Detailed Description of the Invention
Referring to FIG. 1, a method of forming a semiconductor device comprises the steps of forming a first dielectric layer 10, such as an oxide such as borophosphosilicate glass (BPSG), over a semiconductor substrate 12 such as a wafer of silicon or gallium arsenide. A hard mask 14, such as a thermal layer of silicon nitride, is then formed over the first dielectric layer 10. A hard mask, for purposes of this disclosure, is a layer which can be etched selective to the underlying dielectric layer. Various materials other than thermal silicon nitride may be used for the hard mask.
Next, a first patterned layer of photoresist (resist) 16 having contact locations 18 is formed on the hard mask 14, and the hard mask is patterned using the first resist layer as a pattern as shown in FIG. 2 which leaves the contact locations 18 etched in the hard mask 14. The patterning of the hard mask 14 can be accomplished by any means which removes the hard mask and leaves the underlying dielectric layer substantially intact. Either a wet or dry etch using materials known in the art would be sufficient, depending on the hard mask and the dielectric layers used. The first resist layer 16 is then stripped as shown in FIG. 3.
As shown in FIG. 4, a second dielectric layer 40 is formed over the hard mask 14, and a second resist layer 42 is formed over the second dielectric layer 40. As shown in FIG. 5, the resist 42 is patterned and the second dielectric layer 40 is etched using the second resist layer 42 as a pattern, which forms a trench 50 in the second dielectric layer 40. The hard mask 14 functions as an etch stop layer, thereby preventing the trench 50 from being etched into the first dielectric layer 10. The first dielectric layer 10 is then etched using the hard mask 14 as a pattern to form a contact 52 in the first dielectric layer 10 to the substrate 12. The etching of the first 10 and second 40 dielectric layers can be performed during two different etch steps, or it may be preferable to etch the two layers during a single etch step.
In any case, the second resist layer 42 is removed as shown in FIG. 6, and, referring to FIG. 7, a conductive layer 70 (including any adhesion layers, not shown, required to adhere the conductive layer to the underlying layer), such as a metal layer is formed over the hard mask 14 and over the first 10 and second 40 dielectric layers. The conductive layer 70 fills the contact 52 in the first dielectric layer 10 and the trench 50 in the second dielectric layer 40. Planarizing the conductive layer 70 electrically isolates one trench from the next, to form conductive lines 80 such as word lines or bit lines as shown in FIG. 8. The conductive layer can be planarized by any workable means, such as by chemical mechanical polish, a dry etch, etc.
While this invention has been described with reference to illustrative embodiments, this description is not meant to be construed in a limiting sense. Various modifications of the illustrative embodiments, as well as additional embodiments of the invention, will be apparent to persons skilled in the art upon reference to this description. For example, although the formation of a contact to a semiconductor substrate is shown, the process can be used to form a contact to any feature, such as a conductive line or plate. It is therefore contemplated that the appended claims will cover any such modifications or embodiments as fall within the true scope of the invention.
Claims
What is claimed is:
1. A method for forming a contact to a semiconductor device feature comprising the following steps: forming a first patterned mask over a first dielectric layer; forming a second dielectric layer over said first mask and a second patterned mask over said second dielectric layer; subsequent to forming said second patterned mask, etching said first and second dielectric layers using said first and second masks as a pattern thereby forming openings therein; subsequent to said step of etching said first and second dielectric layers, forming a conductive layer over said second dielectric layer and within said openings prior to forming a photoresist layer; and planarizing said conductive layer.
2. The method of claim 1 wherein said second mask is photoresist.
3. The method of claim 1 wherein said step of etching is performed in a single etch step.
4. The method of claim 1 wherein said conductive layer comprises metal and is formed as a single layer to form metal contacts to said feature and conductive lines.
5. The method of claim 4 wherein said conductive lines are bit lines.
6. The method of claim 4 wherein said conductive lines are word lines.
7. The method of claim 1 wherein said second mask functions as an etch stop layer during said step of etching.
8. A method for forming a contact to a semiconductor device feature comprising the following steps: forming a patterned mask over a first dielectric layer; forming a second dielectric layer over said mask and a photoresist layer over said second dielectric layer; subsequent to forming said photoresist layer, etching said first and second dielectric layers using said mask and said photoresist layer as a pattern; subsequent to said etching step, forming a conductive layer over said second dielectric layer such that said conductive layer contacts said feature prior to forming a photoresist layer; and planarizing said conductive layer.
9. The method of claim 8 wherein said step of etching is performed in a single etch step.
10. The method of claim 8 wherein said conductive layer comprises metal and is formed as a single layer to form metal contacts to said feature and conductive lines.
11. The method of claim 10 wherein said conductive lines are bit lines.
12. The method of claim 10 wherein said conductive lines are word lines.
13. The method of claim 8 wherein said mask functions as an etch stop layer during said step of etching.
14. A method for forming a contact to a semiconductor device feature and a conductive line, comprising the following steps: forming a contact-defining first patterned mask over a first dielectric layer; forming a second dielectric layer over said first mask and a line-defining second patterned mask over said second dielectric layer; subsequent to forming said second patterned mask, etching said first and second dielectric layers using said first and second masks as a pattern to form a contact-defining region in said first dielectric and a line-defining region in said second dielectric; subsequent to said etching step, forming a conductive layer within said contact-defining region and within said line-defining region prior to forming a photoresist layer; and planarizing said conductive layer.
15. The method of claim 14 wherein said step of etching is performed in a single etch step.
16. The method of claim 14 wherein said conductive layer comprises metal and is formed as a single layer to form metal contacts to said feature and conductive lines.
17. A method used during the formation of a semiconductor device comprising the following steps: forming a first dielectric layer over a semiconductor substrate assembly; forming a first mask layer over said first dielectric layer; patterning said first mask layer to define contact locations with apertures therein; forming a second dielectric layer over said first patterned mask layer and within said apertures in said first mask layer; forming a second mask layer over said second dielectric layer as formed; patterning said second mask layer to define conductive line locations extending over said contact locations; etching through said second dielectric layer in areas uncovered by said patterned second mask down to an upper surface of said first patterned mask to form trenches for conductive lines; further etching said second dielectric layer in said mask apertures and through said first dielectric layer underlying said mask apertures down to said substrate assembly to form contact openings; removing said second mask; forming a conductive layer over said second dielectric layer and filling said trenches and said contact openings therewith; planarizing said conductive layer down to an upper surface of said second dielectric layer.
Patent Citations (7)
Non-Patent Literature (2)
- Ueno et al, "A Quarter- Micron Planarized interconnection Technology with Self-Aligned Plug", Apr. 1992 IEEE. pp. 305-308.
- Kaanta et al., "Dual. Damascene: A ULSI Wiring Technology", Jun. 11-12, 1991 IEEE, VMIC Conference, pp. 144-152.