US 6,013,936 AGrant
Double Silicon-on-Insulator Device and Method Therefor
Issue Date:2000-01-11
•17 Claims
•10 Drawing Sheets
Abstract
An integrated circuit chip wherein one or more semiconductor devices are completely isolated from bulk effects of other semiconductor devices in the same circuit and a method of making the integrated circuit chip. The devices may be passive devices such as resistors, or active devices such as diodes, bipolar transistors or field effect transistors (FETs). A multi-layer semiconductor body is formed of, preferably silicon and silicon dioxide. A conducting region or channel is formed in one or more of the layers. For the FET, silicon above and below the channel region provides controllable gates with vertically symmetrical device characteristics. Buried insulator layers may be added to isolate the lower gate of individual devices from each other and to create multiple vertically stacked isolated devices. Both PFET and NFET devices can be made with independent doping profiles in both depletion and accumulation modes.
Metadata
Assignee
- International Business Machines Corporation
Inventor
- John Z. Colt, Jr.
Application Information
Application Number:US 130299&
Filing Date:1998-08-06
Priority Date:1998-08-06
Art Unit:284
Classifications
IPC:
H01L 2316H01L 2348
Field of Search:
257501;505;506;524;345;347;349;725;686;723;752;758;760
Patent Drawings (10 sheets)
Description
Background of the Invention
1. Field of the Invention
The present invention generally relates to semiconductor devices and more particularly to silicon junction devices formed in silicon on insulator (SOI) technology.
2. Background Description
Typical prior art bulk silicon such as diodes, field effect transistors (FETs) and bipolar transistors formed on a silicon wafer are subject to parasitic effects resulting from other bulk devices in close proximity and from vertical structural asymmetry. These parasitic effects include voltage limitations and cross-device interference.
Consequently, typical bulk semiconductor processes, especially FET processes that include both p-type FETs (PFETs) and n-type FETS (NFETs) and commonly referred to as CMOS, require dedicated structures to localize and reduce parasitic effects. These specialized structures include providing surface diffusions referred to as guard rings, individual doped wells (N-wells and/or P-wells) and including a buried insulator.
Discrete devices, i.e., individually formed and packaged transistors or diodes, are normally free from these parasitic effects. One example of such discrete device is a discrete JFET. A discrete JFET may be formed in a doped silicon bar by forming contacts at opposite ends of the bar and a diffusion ring of an opposite dopant type therebetween. However, these discrete devices have limited applications and do not have any of the advantages of monolithic circuit integration.
Thus, there is a need for individually isolated semiconductor devices that may be integrated into a single circuit on a single chip.
Summary of the Invention
It is therefore a purpose of the present invention to improve silicon device isolation.
It is another purpose of the present invention to improve integrated circuit device isolation.
It is yet another purpose of the present invention to improve integrated circuit device isolation without impairing device density.
The present invention is an integrated circuit chip wherein one or more semiconductor devices are completely isolated from bulk effects of other semiconductor devices in the same circuit and a method of making the integrated circuit chip. The devices may be passive devices such as resistors or active devices such as diodes, bipolar transistors or field effect transistors (FETs). A multi-layer semiconductor body is formed of, preferably silicon and silicon dioxide. A conducting region or channel is formed in one or more of the layers. For the FET, silicon above and below the channel region provide controllable gates with vertically symmetrical device characteristics. Buried insulator layers may be added to isolate the lower gate of individual devices from each other and to facilitate creating multiple vertically stacked isolated devices.
Both PFET and NFET devices can be made with independent doping profiles in both depletion and accumulation styles.
Brief Description of the Drawings
The foregoing and other objects, aspects and advantages will be better understood from the following detailed description of a preferred embodiment of the invention with reference to the drawings, in which:
FIG. 1 is cross-sectional view of a preferred embodiment multi-layered semiconductor structure;
FIGS. 2A-B show a preferred embodiment diode formed in the layered structure of FIG. 1;
FIGS. 3A-B show a preferred embodiment bipolar transistor formed in the layered structure of FIG. 1;
FIGS. 4A-B show a preferred embodiment FET formed in the layered structure 100 of FIG. 1;
FIGS. 5A-E show a first alternate embodiment method of forming the preferred embodiment FET, which includes at least one additional buried oxide layer and at least one additional silicon layer;
FIGS. 6A-E show a second alternate embodiment method of forming the preferred embodiment FET.
Detailed Description of the Preferred Embodiments of the Invention
Referring now to the drawings, and more particularly to FIG. 1, the preferred embodiment structure is formed in a semiconductor wafer 100, preferably silicon, by implanting oxygen, which during a subsequent anneal reacts with the silicon to form buried oxide (SiO.sub.2) layers 102, 104. Thus, individual silicon layers 106, 108 and 110 are formed and isolated from each other by oxide layers 102, 104.
Although the structure of FIG. 1 is shown as including two buried oxide layers 102, 104 defining three individual silicon layers, any number of buried layers 102, 104 may be formed using multiple oxygen implants to form a multi-layered structure, i.e., implanting n oxygen layers to define n+1 silicon layers, where n is a positive integer.
Further, although the preferred method of forming the multi-layer structure 100 of FIG. 1 is by implanting oxygen into silicon, the multi-layer structure 100 may be formed by any appropriate manner. So, for example, a single insulator (SiO.sub.2) layer may be formed on a surface of two or more silicon wafers. Then, these oxidized wafers may be bonded together, sandwiching a layer of oxide 102 between two thick silicon layers 106, 108. One silicon layer 108 is ground to a desired thickness and the ground surface (not shown) is oxidized. A third oxidized wafer is bonded to the newly formed oxide, forming a second oxide layer 104. The silicon layer 110 on third oxide layer 104 is ground to a desired thickness to form multi-layer wafer 100 of FIG. 1.
Having prepared the layered structure 100, a preferred embodiment diode may be formed on the wafer 100 as shown in FIGS. 2A-B. Thus, in FIG. 2A, a shallow trench 120 is opened in surface silicon layer 110 down to buried oxide layer 104. Preferably, buried oxide layer 104 acts as an etch stop during trench 120 etch. Next, the trench 120 is filled with oxide and the oxide is planarized.
Then, in FIG. 2B deep trenches 122 and 124 are formed at either end of shallow trench 120. Deep trenches 122 and 124 extend down through buried oxide layer 104 and buried silicon layer 108 to second buried oxide layer 102, isolating section 126. Preferably, buried layer 108 is lightly doped either P-type or N-type. A multi-step etch is used to etch deep trenches 122 and 124, each buried oxide layer 104 and 102 acting as an etch stop to etching silicon layers 110 and 108, respectively.
A diode junction is formed in the section 126 between deep trenches 122 and 124, which are filled with conducting material. In one preferred embodiment, one deep trench 122 is filled with heavily doped polysilicon, doped with the same dopant type as isolated section 126, e.g. P-type. Then, the other trench 124 is filled with heavily doped polysilicon, doped with the other dopant type, N-type in this example. The wafer is heated sufficiently that dopant from the doped polysilicon in the deep trenches out-diffuses into isolated section 126, forming the diode junction there.
In a second preferred embodiment, after opening deep trenches 122 and 124, sidewalls 128 of section 126 are exposed and are selectively doped with opposite dopant types. The dopants are diffused into the section 126 to form the diode. Then, the deep trenches 122, 124 are filled with metal. Optionally to avoid forming a Schottkey barrier diode, the sidewall 128 doping may be to a level sufficient to form an ohmic contact.
In a variation on this preferred embodiment, a resistor may be formed, instead of a diode, by filling both deep trenches 122, 124 with heavily doped polysilicon, doped with the same dopant type as section 126. Alternately, in this embodiment, both sidewalls 128 may be heavily doped with the same dopant type as section 126 and, the trenches 122, 124 filled with metal.
Optionally, additional deep trenches (not shown) may be formed outboard of the preferred embodiment device and filled with insulator to completely isolate the preferred embodiment device from other devices on the same chip or, even, from other devices in the same circuit.
A preferred embodiment bipolar transistor is formed in the layered wafer 100 in FIGS. 3A-B. In this preferred embodiment, as shown in FIG. 3A, a pair of shallow trenches 130 are opened in surface silicon layer 110 down to buried oxide layer 104. Again, it is preferred that buried oxide layer 104 acts as an etch stop during shallow trench 130 etch. Next, the shallow trenches 130 are filled with oxide and the oxide is planarized.
Then, in FIG. 3B deep trenches 132 are formed outboard of shallow trenches 130. Deep trenches 132 are emitter and collector openings for the preferred embodiment lateral bipolar transistor. As with the preferred embodiment diode of FIGS. 2A-B, deep trenches 132 extend down through buried oxide layer 104 and buried silicon layer 108 to second buried oxide layer 102, isolating section 134. As with the preferred embodiment diode, buried layer 108 is, preferably, lightly doped either p-type or n-type, depending on the intended bipolar transistor type, i.e., whether pnp or npn. A multi-step etch is used to etch deep trenches 132, each buried oxide layer 104 and 102 acting as an etch stop to etching silicon layers 110 and 108, respectively.
Emitter and collector regions 136 may be formed identically to forming the diode junction of the above preferred embodiment, except that both are formed of the same type dopant and simultaneously. Thus, if section 134 is P-type, then both emitter and collector regions 136 are N-type and vice versa. Also, the emitter and collector regions 136 may be formed by filling the deep trenches 132 with heavily doped polysilicon, which outdiffuses to form diffusion regions 136; or, regions 136 may be formed by sidewall doping with the deep trenches filled with metal.
Finally, a shallow trench 138 is opened between trenches 132 though surface silicon layer 110 down through buried oxide layer 104 to base section 134. A base contact 140 is formed in base section 134 and the shallow trench 138 is filled with conducting material. The ohmic base contact region 140 may be formed by filling the shallow trench 138 with heavily doped polysilicon, doped with the same dopant type as section 134 or, alternately, by implanting the same dopant type into base region 140 and, then, filling the shallow trench 138 with metal.
As with the preferred embodiment diode, additional deep trenches may be included to further isolate the preferred embodiment bipolar transistor from surrounding structures and devices.
In FIGS. 4A-B, a preferred embodiment FET is formed in the layered structure 100 of FIG. 1. In the preferred embodiment FET of FIG. 4A, a pair of shallow trenches 150 are opened in surface silicon layer 110 down to buried oxide layer 104. Again, it is preferred that buried oxide layer 104 acts as an etch stop during shallow trench 150 etch. Next, the shallow trenches 150 are filled with oxide and the oxide is planarized.
Then, in FIG. 4B deep trenches 152 are formed outboard of shallow trenches 150. Deep trenches 152 are source and drain openings for the preferred embodiment FETs. Deep trenches 152 extend down through buried oxide layer 104 and buried silicon layer 108 to second buried oxide layer 102, isolating channel section 154. Depending on the type of FETs desired, buried layer 108 is, preferably, lightly doped either p-type or n-type. A multi-step etch is used to etch deep trenches 152, each buried oxide layer 104 and 102 acting as an etch stop to etching silicon layers 110 and 108, respectively.
Lower gate contact deep trenches 156 are formed simultaneously with deep trenches 152. Lower gate contact trenches 156 are etched through second buried layer 102 to lower silicon layer 106. Optionally, lower gate contact trenches 156 may be etched into lower silicon layer 106 or, through lower silicon layer 106.
Next, source/drain diffusions 158 are formed at opposite ends of channel section 154. Source/drain diffusions 158 may be formed identically to forming emitter and collector regions 136 of the above preferred bipolar transistor embodiment. Thus, if channel section 154 is p-type, then both source and drain diffusions 158 are n-type and vice versa. Also, the source and drain diffusions 158 may be formed by filling the deep trenches 152 with heavily doped polysilicon, which outdiffuses forming diffusions 158; or, they may be formed by sidewall doping and diffusing the dopant into the ends of the channel section 154 in the deep trenches 152, which are then filled with metal.
As source/drain diffusions 158 are formed, a lower gate contact 156' is formed to lower silicon layer 106 through deep trenches 156. Lower gate layer 106 is doped to a much higher dopant concentration than channel section 154 such that the gate is a conductor. The lower gate layer 106 may be doped with any dopant type, provided it is doped to be sufficiently conductive. This lower gate contact 156' may be formed by filling the deep trenches 156 with heavily doped polysilicon, which forms an ohmic contact to lower silicon layer 106; or, alternately, by heavily doping exposed surfaces of lower silicon layer 106 and then, filling the deep trenches 154 with metal.
Coincident with or, after forming the lower gate contacts 156', upper gate contacts 160 are formed to upper gate segments 162. A portion of upper gate segment 162 may be heavily doped to form an ohmic contact. Then, metal wiring or contact studs are formed on the four device terminals: source/drain contacts 164, lower gate contact 166 and upper gate contact 160.
Thus, the preferred embodiment FET has a gate both above 162 and below 106 its channel. This pair of gates for preferred embodiment FETs eliminates the vertical structural asymmetry of prior art devices.
FIGS. 5A-E show a first alternate embodiment method of forming the preferred embodiment FET, which includes at least one additional buried oxide layer 170 and, as a result, at least one additional silicon layer 172. In this first alternate embodiment method, in FIG. 5A the surface layer 110 is selectively removed to define the upper gate 174. The upper oxide layer 104 acts as an etch stop. Then, in FIG. 5B, the lower gate contact trench 176 is partially etched, selectively, through upper oxide layer 104 and channel layer 108 to lower oxide layer 102. In FIG. 5C the opened trenches are filled with oxide 178 and the surface 180 is planarized.
Next, in FIG 5D, the oxide fill 178 is patterned and directionally etched, selective to silicon, until trenches 182 are opened. Trenches 182 extend through the fill oxide 178 to channel layer 108 in source/drain regions. A lower gate contact trench 184 to lower gate layer 106 is opened coincident with opening trenches 182. An oxide spacer 178' remains between the lower gate contact trench 184 and source/drain trenches 182, while oxide lines each trench 182, 184. Having exposed silicon layer 108 in source/drain regions through trenches 182 and lower gate layer 106 in lower gate contact trench 184, the exposed portions of the silicon layers 106, 108 are etched, directionally, down to the next lowest buried oxide layer 102, 172, respectively.
Finally, in FIG. 5E source/drain diffusions 186 and lower gate contact 188 are formed and, the trenches 182, 184 are filled with conducting material 190, 192, respectively. The source/drain diffusions 186 and lower gate contact 188 may be formed by filling the opened trenches 182, 184 with heavily doped polysilicon 190, 192, which forms diffusions 186 and an ohmic contact 188 through outdoping.
Alternately, exposed sidewalls of silicon layers 106, 108 are doped sufficiently such that source/drain diffusions 186 form during a subsequent anneal step. An ohmic contact 188 is formed and remains ohmic after the anneal step. This diffusion/contact formation is followed by filling the opened trenches 182, 184 with metal 190, 192. A top gate contact 194 may be formed coincidentally with ohmic contact 188, and is also intended to be an ohmic contact. Having filled the open trenches with conductive material 190, 192, such as heavily doped polysilicon or metal, conductive caps or, studs 196, preferably of metal are formed for subsequent connection.
FIGS. 6A-E show a second alternate embodiment method of forming the preferred embodiment FET. First, in FIG. 6A, shallow trenches 200, 202 and 204 are etched through top silicon layer 110 to upper buried oxide layer 104. After selectively removing exposed buried oxide layer in shallow trench 204, silicon etching continues until second buried oxide layer 102 is reached, forming deep trench 204.dbd. in FIG. 6B. Then, a conformal oxide layer 206 in FIG. 6C is formed on the structure of FIG. 6B.
Next, in FIG. 6D, oxide is removed from the bottom of the trenches 200, 202 and 204', exposing silicon layers 108 and 106, respectively. The exposed portions of layer 108 are directionally etched until lower buried layer 102 is reached. At this point sidewalls 208 and lower gate contact area 210 have been exposed.
So, in FIG. 6E source/drain diffusions 212 and lower gate contact 214 are formed and, the trenches 200, 202 and 204' are filled with conducting material 216, 218 and 220, respectively. The source/drain diffusions 212 and lower gate contact 214 may be formed by filling the opened trenches 200, 202 and 204' with heavily doped polysilicon 216, 218 and 220, which forms diffusions 212 and an ohmic contact 214 through outdiffusion. Alternately, exposed sidewalls of silicon layer 106 are doped sufficiently such that source/drain diffusions 212 form during a subsequent anneal step. An ohmic contact 214 forms in lower gate layer 106 and remains ohmic after the anneal step. This is followed by filling the opened trenches 200, 202 and 204' with metal 216, 218 and 220.
A opening may be formed through to gate 222 and a top gate contact 224 may be formed coincidentally with ohmic contact 214. Top gate contact 224 is also intended to be an ohmic contact. Having formed the top gate contact 224 and filled trenches 200, 202 and 204' with conductive material 216, 218 and 220, such as heavily doped polysilicon or metal, conductive caps or studs 226, preferably of metal are formed for subsequent connection.
While the invention has been described in terms of preferred embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.
Claims
I claim:
1. An integrated circuit (IC) chip including a plurality of devices, said integrated circuit chip comprising: a multi-layered semiconductor chip including a top, middle and bottom semiconductor layer alternating with and separated by dielectric material layers; a device region in said middle semiconductor layer; diffusions in opposite ends of said device region; and conductive material extending upward from said diffusions to a top surface of said top semiconductor layer.
2. The IC chip of claim 1, wherein the semiconductor material is silicon, the dielectric material is SiO.sub.2 and the conductive material is doped polysilicon.
3. The IC chip of claim 2, wherein the device is a resistor.
4. The IC chip of claim 2, wherein the device is a diode and the diffusions are an n-type and a p-type.
5. The IC chip of claim 2, wherein the device is a bipolar transistor, the device region is doped with a first dopant type and the diffusions and polysilicon conductive material are of an opposite dopant type.
6. The IC chip of claim 5 wherein the bipolar transistor further comprises: a third diffusion of said first diffusion type in said device region between said opposite ends.
7. The IC chip of claim 6 wherein the bipolar transistor further comprises: conductive material extending from said third diffusion through said top layer to said top surface.
8. The IC chip of claim 1, wherein an upper portion of the conductive material and the top surface of said top semiconductor substrate form a planar surface.
9. The IC chip of claim 1, wherein said conductive material extends from and contacts said diffusions.
10. An integrated circuit (IC) chip including at least one FET, said integrated circuit chip comprising: a multi-layered semiconductor chip including a top, middle and bottom semiconductor layer alternating with and separated by dielectric material layers; a device region in said middle semiconductor layer; diffusions in opposite ends of said device region; a gate region in said top semiconductor layer extending above said device region between said diffusions; and conductive material extending upward from said diffusions to a top surface of said top semiconductor layer.
11. The IC chip of claim 10, further comprising: a second gate being formed by said bottom layer below said device region.
12. The IC chip of claim 11 further comprising: conductive material extending upward from said second gate layer to a top surface of said top semiconductor layer providing a second gate contact.
13. The IC chip of claim 12 wherein the semiconductor material is silicon and the conductive material is polysilicon.
14. The IC chip of claim 12 wherein the semiconductor material is silicon and the conductive material is metal.
15. The IC chip of claim 12 wherein the second gate layer includes sidewall diffusions in a contact opening, said conductive material forming said second gate contact extending upward along said sidewall diffusions to said top surface.
16. The IC chip of claim 12 wherein said conductive material forming said second gate contact extends upward from a top surface of said second gate layer to said top surface of said top layer.
17. The IC chip of claim 12 further comprising: a recess in said top surface of said second gate layer; and a diffusion in said recess, said conductive material forming said second gate contact extending upward from said diffusion in said recess to said top surface.
Patent Citations (24)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US3622382 | 1971-11-01 | Brach et al. | |
| US4412868 | 1983-11-01 | Brown et al. | |
| US4596070 | 1986-06-01 | Bayraktaroglu | |
| US4601760 | 1986-07-01 | Hemmah et al. | |
| US4997786 | 1991-03-01 | Kubota et al. | |
| US5083190 | 1992-01-01 | Pfiester | |
| US5138437 | 1992-08-01 | Kumamoto et al. | |
| US5164805 | 1992-11-01 | Lee | |
| US5273921 | 1993-12-01 | Neudeck et al. | |
| US5349228 | 1994-09-01 | Neudeck et al. | |
| US5382818 | 1995-01-01 | Pein | |
| US5420048 | 1995-05-01 | Kondo | |
| US5422305 | 1995-06-01 | Seabaugh et al. | |
| US5442223 | 1995-08-01 | Fujii | |
| US5461250 | 1995-10-01 | Burghartz et al. | |
| US5494846 | 1996-02-01 | Yamazaki | |
| US5536966 | 1996-07-01 | Robinson et al. | |
| US5548149 | 1996-08-01 | Joyner | |
| US5689127 | 1997-11-01 | Chu et al. | |
| JPX8-148556 | 1996-06-01 | ||
| JPX8-148567 | 1996-06-01 | ||
| JPX9-45765 | 1997-02-01 | ||
| JPX9-129885 | 1997-05-01 | ||
| JPX9-232424 | 1997-09-01 |
Non-Patent Literature (1)
- R. F. Brom et al., "Vertical Schottky Diode-Memory Device", IBM Technical Bulletin, vol. 15. No. 7, Dec. 1972.