Electronic System With Regulator, and Method

The present invention generally relates to electronic circuits, and more particularly, to an electronic system with regulator and to a method therefore.

Many electronic system (e.g., mobile phones) comprise regulators which couple supply devices (e.g., batteries, main transformers) and consuming devices (e.g., transmitters, speakers, logic circuits, memories). The properties of the regulators are described, for example, by an input voltage V.sub.IN, an input current I.sub.IN, an output voltage V.sub.OUT, and an output current I.sub.OUT. According to a time scheme the regulator provides V.sub.OUT and I.sub.OUT within predetermined minimum and maximum values to the consuming device. A reverse action from the consuming device to the regulator is often not wanted but should be accommodated by the regulator. A regulator which uses energy effectively supplies V.sub.OUT and I.sub.OUT according to the needs the consuming components.

In a nonlimiting example of a mobile phone, the regulator receives V.sub.IN and I.sub.IN from a battery and provides V.sub.OUT and I.sub.OUT to a transmitter and to a memory. The transmitter sends radio signals in bursts (e.g., "operating mode A"). During a waiting time between the bursts (e.g., "operating mode B"), the regulator should recover from changes of V.sub.OUT caused by the transmitter. The waiting time is crucial for the performance of the mobile phone. While waiting, the regulator should consume only a low quiescent current (e.g., I.sub.IN); and the output voltage V.sub.OUT should stay above a minimum value required by the memory. Regulators for such applications are known in the art as low-drop-out (LDO) regulators.

The present invention seeks to provide regulators which mitigate or avoid disadvantages and limitations of the prior art.

FIG. 1 illustrates a simplified circuit diagram of an electronic system according to the present invention;

FIGS. 2A and 2B illustrates the operation of a regulator of the system of FIG. 1 according to a method of the present invention by simplified time diagrams;

FIGS. 3A and 3B illustrates the operation of a prior art regulator portion by simplified time diagrams; and

FIG. 4 illustrates a simplified circuit diagram of the regulator according to a preferred embodiment of the present invention.

FIG. 1 illustrates a simplified circuit diagram of electronic system 100 according to the present invention. Electronic system 100 comprises supply device 110, regulator 200 (dashed frame) and optional consuming device 120. For example, and not intended to be limiting, supply device 110 can be a battery; and consuming device 120 can be the combination of a transmitter and a memory. Supply device 110 provides input voltage V.sub.IN to regulator 200 at reference lines 101 and 102. Input current I.sub.IN goes from supply device 110 to regulator 200 (illustrated on line 101). Regulator 200 provides output voltage V.sub.OUT between output node 205 and reference line 102 to consuming device 120. Consuming device 120 exhibits an inherent load between output node 205 and line 102. This load can be an ohmic resistance, a capacitance, an inductance or a combination therefrom. For convenience of explanation, the load between node 205 and line 102 is represented by (a) serially coupled resistor 124 and switch 122 (e.g., the "transmitter") and (b) resistor 126 (e.g., the "memory"). In the symbolic representation of FIG. 1, closed switch 122 means, for example, that the transmitter is operating and that consuming device 120 behaves like a current sink. When switch 122 opens, the current demand of the transmitter quickly decreases. The phrases "switch 122 closes" and "switch 122 opens" are intended to represent that the portion illustrated by resistor 124 (e.g., the "transmitter") of consuming device 120 starts to operate and stops to operate, respectively.

The current change (e.g., when switch 122 opens and closes) is accompanied by an inherent change of output voltage V.sub.OUT. At all time, however, consuming device 120 requires a predetermined minimum voltage V.sub.OUTMIN (e.g., so that the memory continues to store data.). According to the present invention, regulator 200 accommodates the load changes in an efficient way: Depending on the output voltage V.sub.OUT, regulator 200 switches node 205 to line 101 or to line 102. Details are explained later in the explanation of regulator 200 and of its preferred method of operation.

Regulator 200 comprises voltage sensor 255 with resistors 250 and 260 for measuring V.sub.OUT, optional capacitor 280, comparators 230 and 240, switches 210 and 220, and voltage source 290. Preferably, regulator 200 receives reference voltage V.sub.REF on optional terminal 203. This is convenient, but not essential for the present invention. Persons of skill in the art know how to provide V.sub.REF. For example, V.sub.REF can be provided internally and can be derived from voltage V.sub.IN.

Comparators 230 and 240 are, preferably, implemented by operational amplifiers ("op amps") wherein the terms "comparators" and "operational amplifiers" are used here as synonyms. Op amps 230 and 240 have non-inverting inputs 231 and 241, respectively, which are illustrated by the "+" symbol. Also, op amps 230 and 240 have inverting inputs 232 and 242, respectively, with the "-" symbol. This input assignments are convenient for explaining the present invention but not limited thereto. Persons of skill in the art are able, based on the description herein, to modify op amps 230 and 240 and to implement regulator 200 in a different way without departing from the present invention.

Switches 210 and 220 are, preferably, implemented by bipolar transistors (i.e., transistors 210 and 220). The term "transistor" is intended to include any component having at least two main electrodes and a control electrode. The impedance between the main electrodes (e.g., emitter E and collector C) is controlled by a signal applied to the control electrode (e.g., base B). For convenience, in FIG. 1 the letters "E", "C" and "B" indicate the transistor electrodes. Preferably, transistor 210 is a pnp-transistor (e.g., "first type") and transistor 220 is a npn-transistor (e.g., "second type"). "First type" and "second type" are intended to distinguish complementary transistors of opposite conductivity and can refer to either pnp-types or npn-types, as the case may be. To have complementary transistors 210 and 220 is convenient, but not essential for the present invention. For example, transistors of equal type can also be used. Those of skill in the art are able, based on the description herein, to use transistors in different configurations without departing from the scope of the present invention. Although the present invention is explained in connection with bipolar transistors, other transistor types (e.g., field effect transistors) are also useful.

As used herein, a "conductive" transistor is able to carry a current between its main electrodes; whereas a "non-conductive" transistor is substantially not able to carry a current.

Preferably, transistor 210 has larger physical dimensions (e.g., emitter areas) than transistor 220. In other words, transistor 210 can carry higher currents (i.e. I.sub.IN) than transistor 220.

For convenience of further explanation, op amp 240' (dashed frame) comprises op amp 240 and voltage source 290. Op amp 240' has inputs 241 and 242' (at terminal 203) parallel coupled to inputs 231 and 232 of op amp 230, respectively. Op amps 230 and 240' receive substantially the same input voltages (e.g., V.sub.REF and V.sub.M, explained later) and have different switching thresholds. In other words, there is an input offset voltage V.sub.OS between op amps 230 and 240.

Voltage source 290 as shown in FIG. 1 is intended to illustrate any device which temporarily or substantially at all time can cause an offset voltage between its terminals. Such a device can be a resistor, a transistor, a diode, or a similar device. Persons of skill in the art are also able, based on the description herein, to provide a voltage drop by other means, such as by dimensioning the components of op amps 230 and 240, without departing from the scope of the present invention. For example, a voltage offset between input stages of transistor amplifiers can be provided by different emitter areas. To associate voltage source 290 with op amp 240 is intended as a convenient example for explanation. A voltage source could also be associated with op amp 230.

In the example of FIG. 1, the components of regulator 200 are coupled as follows. The emitter (E) of transistor 210 is coupled to reference line 101. The collector (C) of transistor 210 is coupled to output node 205. Capacitor 280 is coupled between output node 205 and reference line 102. In voltage sensor 255, resistors 250 and 260 are serially coupled between output node 205 and reference line 102 via node 207. Resistor 250 has a value R.sub.1 and resistor 260 has a value R.sub.2. The collector (C) of transistor 220 is coupled to output node 205; and the emitter (E) of transistor 220 is coupled to reference line 102. The base (B) of transistor 210 is coupled to output 235 of op amp 230. The base (B) of transistor 220 is coupled to output 245 of op amp 240. Input 231 of op amp 230 and input 241 of op amp 240 are coupled together to node 207. Input 232 of op amp 230 is coupled to terminal 203. Input 242 is coupled to terminal 203 via voltage source 290.

The measurement voltage V.sub.M is the voltage across resistor 260, the voltage V.sub.OS is the voltage of voltage source 290, and the current I.sub.R is the current through resistors 250 and 260. Regulator portion 150 is illustrated by dashed line 150 around voltage sensor 255, transistor 210, and op amp 230.

FIGS. 2A and 2B illustrates the operation of regulator 200 of system 100 according to a method of the present invention by simplified time diagrams 310 and 320. Output voltage .vertline.V.sub.OUT .vertline. (diagram 310) and output current .vertline.I.sub.0UT .vertline. (diagram 320) on vertical axes are related to time t on horizontal axes (diagrams 310 and 320). For simplicity of explanation, voltages and currents are considered in the following with their absolute values (symbols .vertline..vertline.). The terms "increase", "decrease" and "change" in all possible language variations, are intended to represent modifications of the absolute values. This convention includes that the actual voltages and the actual currents in a regulator implemented according to the present invention can have positive and/or negative signs.

Regulator 200 alternatively operates in a first operating mode ("A-mode") when consuming device 120 of system 100 is active (e.g., transmitting radio signals in a burst) and in a second operating mode ("B-mode") when consuming device 120 is not active (e.g., waiting time between bursts, but supporting the memory).

Transition time point t.sub.1 marks the transition between the first mode and the second mode; and transition time point t.sub.2 marks the transition between the second mode and the first mode. For simplicity, points t.sub.1 and t.sub.2 are intended to comprise the time intervals in which mode transitions are completed.

In diagram 310, dashed line 311 (parallel to the t-axis) indicates a minimum output voltage .vertline.V.sub.OUT A .vertline. for the first operating mode; and dashed line 312 (parallel to the t-axis) indicates a minimum output voltage .vertline.V.sub.OUT MIN .vertline. for the first and second operating modes. Preferably, the voltages are related as:

On the vertical axis of diagram 320, .vertline.I.sub.OUT A .vertline. symbolizes the current .vertline.I.sub.OUT .vertline. for the first operating mode and .vertline.I.sub.OUTB .vertline. symbolizes the current .vertline.I.sub.OUT .vertline. for the second operating mode. Preferably, .vertline.I.sub.OUT B .vertline. has a value of about zero(.vertline.I.sub.OUT B .vertline..apprxeq.0), wherein a current consumed by resistor 126 (e.g., the "memory") is neglected for simplicity of explanation.

Before t.sub.1 (A-mode), it is assumed that switch 122 is closed. Input current .vertline.I.sub.IN .vertline. flows through the emitter-collector path of conductive transistor 210. Node 205 splits .vertline.I.sub.IN .vertline. into .vertline.I.sub.OUT .vertline. and current .vertline.I.sub.R .vertline. through resistors 250 and 260, that is:

Conveniently, current .vertline.I.sub.R .vertline. is substantially smaller (<<) than current .vertline.I.sub.OUT .vertline. (preferably, higher R.sub.1 and R.sub.2 values compared to the values of e.g., resistor 124). Resistors 250 and 260 of voltage sensor 255 provide the measurement voltage .vertline.V.sub.M .vertline. between node 207 and reference line 102, expressed as: ##EQU1## with the * symbol for multiplication and the fraction line for division. Op amp 230 compares .vertline.V.sub.REF .vertline. and .vertline.V.sub.M .vertline. at input 231 and 232, respectively, such that conductive transistor 210 provides .vertline.V.sub.OUT .vertline. (trace 313) with an absolute value equal to (=) or larger than (>).vertline.V.sub.OUT A .vertline.,that is:

Output current .vertline.I.sub.OUT .vertline. has a value of substantially .vertline.I.sub.OUT A .vertline. (trace 321). Op amp 240 receives a voltage .vertline.V.sub.REF .vertline. +.vertline.V.sub.OS .vertline. at input 242 and .vertline.V.sub.M .vertline. at input 241. Op amp 240 controls transistor 220 to be substantially non-conductive.

At or during t.sub.1, switch 122 opens and voltages .vertline.V.sub.OUT .vertline. and .vertline.V.sub.M .vertline. change. Preferably, these voltages increase. The voltages .vertline.V.sub.REF .vertline. at input 232 of op amp 230 and .vertline.V.sub.REF +V.sub.OS .vertline. at input 242 of op amp 240 remain substantially unchanged. Op amp 230 and 240 (having different thresholds) respond to the changing voltage .vertline.V.sub.M .vertline. at different moments: First, op amp 230 makes transistor 210 substantially non-conductive (control signal from output 235 to the base B); and second, op amp 240 makes transistor 220 substantially conductive (control signal from output 245). Thereby, transistors 210 and 220 substantially do not conduct at the same time. A contention between transistors 210 and 220 is avoided. When neglecting a current through resistor 126, transistor 220 does substantially not need to carry current .vertline.I.sub.IN .vertline. (cf., the mentioned physical dimensions). Output voltage .vertline.V.sub.OUT .vertline. can temporarily go to high values .vertline.V.sub.OUT .vertline. .vertline.V.sub.OUTA .vertline. (trace 314, "overshooting"). The high values of V.sub.OUT are accommodated by consuming device 120. Transistor 210 substantially interrupts the flow of current .vertline.I.sub.IN .vertline. to output node 205 so that .vertline.I.sub.OUT .vertline. becomes .vertline.I.sub.OUT .vertline. (trace 322). Transistor 220 discharges (trace 315) capacitor 280. The measurement voltage .vertline.V.sub.M .vertline. is decreasing with the discharging so that op amp 240 makes transistor 220 non-conductive again.

In other words, a delay occurs between switching off transistor 210 and switching on transistor 220. This is provided by op amps 230 and 240' with different switching thresholds (see difference .vertline.V.sub.OS .vertline. between input 242 and 242') which receive similar input voltages (e.g., .vertline.V.sub.REF .vertline. and V.sub.M .vertline.) at parallel coupled inputs (231/241 and 232/242'). The consecutive switching of transistors 210 and 220 is achieved without the need of further control logic or additional control signals. Instead, the control of op amps 230 and 240' can be considered as a feedback from output node 205. The feedback is stable and does not lead to oscillations.

Preferably, the sink branch formed by transistor 220 between output node 205 and line 102 is active only during the load transient of time t.sub.1. At other times, this branch is not active, i.e. transistor 220 is substantially not conductive.

Between t.sub.1 and t.sub.2 (B-mode), transistor 220 remains substantially non-conductive so that there is no significant quiescent current through transistors 220. Transistor 210 conducts only the small current of resistor 126 (e.g., the memory) and the small current through resistors 250 and 260. This is an important advantage of the present invention and, for example, saves battery power. .vertline.I.sub.OUT .vertline. is at .vertline.I.sub.OUT B .vertline..apprxeq.0 (trace 323).

At or during t.sub.2, switch 122 closes. Op amp 230 receiving .vertline.V.sub.REF .vertline. makes transistor 210 conductive and .vertline.I.sub.OUT .vertline. increases from .vertline.I.sub.OUT B .vertline. to .vertline.I.sub.OUT A .vertline. (trace 324). With the fast increase of .vertline.I.sub.OUT .vertline., the output voltage .vertline.V.sub.OUT .vertline. can temporarily drop ("undershooting", traces 317 and 318). During the drop, .vertline.V.sub.OUT .vertline. does not substantially go below .vertline.V.sub.OUTMIN .vertline..

After t.sub.2 (A-mode), regulator 200 operates similar as in the time before t.sub.1 (traces 319 and 324).

FIGS. 3A and 3B illustrates the operation of regulator portion 150 alone, by simplified time diagrams 410 (FIG. 3A) and 420 (FIG. 3B). Similar to FIG. 2, output voltage V.sub.OUT (diagram 410) and output current I.sub.OUT (diagram 420) on vertical axes are related to time t on horizontal axes (diagrams 410 and 420). Regulator portion 150 alone is used in the prior art. Regulator 150 operates in the first mode (A-mode) before t.sub.1 and after t.sub.2 and operates in the second mode (B-mode) between t.sub.1 and t.sub.2. In diagram 410, dashed line 411 indicates V.sub.OUTA and dashed line indicates V.sub.OUTMIN.

(i) Plain traces 413-418 for V.sub.OUT in diagram 410 and plain traces 421-425 for I.sub.OUT in diagram 420 are explained first.

Before t.sub.1 (A-mode), switch 122 is closed. Transistor 210 is conductive and regulator portion 150 provides .vertline.V.sub.OUT .vertline.>.apprxeq..vertline.V.sub.OUT A .vertline. (trace 413) and .vertline.I.sub.OUT .vertline..apprxeq..vertline.I.sub.OUT A .vertline.. At time t.sub.1, switch 122 opens and transistor 210 is switched off (becomes substantially non-conductive). The output current I.sub.OUT is decreasing (trace 422) and the output voltage .vertline.V.sub.OUT .vertline. quickly goes to a higher value above .vertline.V.sub.OUT A .vertline. (trace 414). In the following (B-mode between t.sub.1 and t.sub.2), capacitor 280 is discharged (trace 415) by resistors 250 and 260. This takes more time than discharging by transistors 220 in regulator 200 of the present invention, hence trace 415 has a slow decay. At time t.sub.2, voltage V.sub.OUT temporarily drops below V.sub.OUTMIN (traces 416 and 417). This is not wanted. After t.sub.2 (again A-mode), regulator portion 150 operates as before t.sub.1. In FIGS. 2 and 3, the time interval between t.sub.1 and t.sub.2 is assumed to be substantially the same.

(ii) Now, dashed traces 416' and 417' (at time t.sub.2 ') for dropping voltage V.sub.OUT in diagram 410 and trace 424' (also at time t.sub.2 ') for increasing current I.sub.OUT in diagram 420 are considered. Plain traces 416 and 417 in diagram 410 (drop) and plain trace 424 in diagram 420 are not considered. Trace 415 should be extended by dashed trace 415' and trace 423 should be extended by dashed trace 423'. The voltage shift by which V.sub.OUT temporarily drops during t.sub.2 (see above (i) ) and t.sub.2 ', depends on the magnitude of V.sub.OUT in the present discharging state. At time t.sub.2 ' which is later than time t.sub.2, the load capacitance has been more discharged, that is:

Hence, at t.sub.2 ' the voltage V.sub.OUT drops to a value above V.sub.OUTMIN which is acceptable. However, waiting until t.sub.2 ' is a further disadvantage of the prior art. In other words, regulator 200 of the present invention discharges capacitor 280 faster than regulator portion 150 alone (prior art). Therefore, in regulator 200 of the invention, .vertline.V.sub.OUT .vertline. reaches .vertline.V.sub.OUT A .vertline. earlier.

In the prior art, resistors 250 and 260 are used for a double purpose: (a) measuring V.sub.OUT and (b) discharging the load capacitance. For (a) measuring, the resistance values R.sub.1 and R.sub.2 should be, preferably, high (i.e. to keep quiescent current low) and for (b) discharging, R.sub.1 and R.sub.2 should be, preferably, low. The optimization of the resistor values determines (a) the power consumption of regulator portion 150 and (b) the discharge time or waiting time between t.sub.1 and t.sub.2 (or t.sub.1 and t.sub.2 ').

In system 100 of the present invention, this problems are solved by having different components for measuring (e.g., resistors 250 and 260) and components for discharging (e.g., transistors 220 and op amp 240). Waiting times are substantially reduced. This feature makes regulator 200 applicable for electronic systems in which consuming device 120 operates at high burst rates. The reduction of waiting times can also reduce software expenses.

FIG. 4 illustrates a simplified circuit diagram of regulator 500 according to a preferred embodiment of the present invention. In FIG. 1 and FIG. 4, the following reference numbers correspond to analogous components or combinations thereof: 200/500, 101/501, 102/502, 203/503, 102/502, 203/503, 205/505, 207/507, 210/510, 230/530, 231/531, 232/532, 235/535, 240'/540', 241/541, 242'/542', 245/545, 250/550 and 260/560. However, their function can be different as a consequence of the embodiment of regulator 500.

Regulator 500 comprises resistors 550, 560 and 590, current sources 582 and 584, pnp-transistors 510, 533, 536, 539, 543 and 546 and npn-transistors 520, 534, 537, 538, 544 and 547. Regulator 500 receives input voltage V.sub.IN between reference line 501 (the emitter of transistor 510) and reference line 502. Regulator 500 provides output voltage V.sub.OUT between output node 505 (the collector of transistor 510) and reference line 502. Regulator 500 also receives reference voltage V.sub.REF at terminal 503.

The transistor electrodes ("emitter", "collector" and "base") are written here with the article "the". In FIG. 4, the transistors are illustrated as discrete components. These conventions are convenient for explanation and intended to include that (a) a single transistors can have multiple electrodes with similar function (i.e., multiple emitters, multiple collectors, and multiple bases) and that (b) two or more transistors can share electrodes (e.g., a common emitter of two transistors). Conveniently, transistors 533 and 543 are integrated on a semiconductor substrate with common emitter regions and common base regions but with separate collector regions. Similarly, transistors 536 and 546 can have a common emitter and a common base. Those of skill in the art are able to combine transistors in a different ways without departing from the scope of the invention.

Transistors 533, 534, 536, 537, 538 and 539 form op amp 530 (dashed frame) with input 531 at the base of transistor 536, input 532 at the base of transistor 533 and output 535 at the collector and base of transistor 539. Transistors 543, 544, 546 and 547 form op amp 540' (dashed frame) with input 541 at the base of transistor 546, input 542' at the base of transistor 543 and output 545 at the collector of transistor 543. Measurement voltage V.sub.M is the voltage between node 507 and reference line 502 (across resistor 560).

Current source 582 is coupled between line 501 and node 581; and current source 584 is coupled between line 501 and node 583. Transistor 510 is coupled with the emitter to reference line 501 and with the collector to output node 505. Resistors 550 and 560 are serially coupled between output node 505 and reference line 502 via node 507. Transistor 520 is coupled with the collector to output node 505 and with the emitter to reference line 502.

In op amp 530, the emitters of transistors 533 and 536 are coupled together to node 583. The collectors of transistors 533 and 534 are coupled together; and the collectors of transistors 536 and 537 are coupled together. The emitters of transistors 534, 537 and 538 are coupled together and to reference line 502. The bases of transistors 534 and 537 are coupled together and to the collector of transistor 534 (current mirror configuration). The base of transistor 538 is coupled to the collector of transistor 537. The collector of transistor 538 is coupled to the collector of transistor 539. The emitter of transistor 539 is coupled to reference line 501. The base and the collector of transistor 539 are coupled to the base of transistor 510 (cf. output 535) so that transistors 539 and 510 form a current mirror.

In op amp 540', the emitters of transistors 543 and 546 are coupled together to node 581. The collectors of transistors 543 and 544 are coupled together; and the collectors of transistors 546 and 547 are coupled together. The emitter of transistor 544 is coupled to reference line 502. The emitter of transistor 547 is coupled to reference line 502 via resistor 590. The bases of transistors 544 and 547 are coupled together to the collector of transistor 547 (current mirror configuration). The collector of transistor 544 is coupled to the base of transistor 520 (output 545).

Resistor 590 with voltage drop V.sub.OS has the function of a voltage source (cf. source 290 with voltage V.sub.OS) and determines a difference in the threshold voltages between op amp 530 and 540'. The value R.sub.3 of resistor 590 depends on the current of current source 582. Persons of skill in the art able, to dimension R.sub.3 and current I.sub.OS of current source 582, such that, op amp 540' has the desired offset voltage V.sub.OS in comparison to op amp 530.

In op amps 530 and 540', the bases of transistors 536 and 546, respectively, are coupled together to node 507 for receiving measurement voltage V.sub.M (inputs 531 and 541, respectively). Similarly, the bases of transistors 533 and 543 are coupled together to terminal 503 for receiving reference voltage V.sub.REF (inputs 541 and 542', respectively). Referring again to FIG. 1, the present invention can also be described as system which comprises the following: switch 210 ("regulating element") for temporarily pulling output node 205 to reference line 101 ("power line"); switch 220 for temporarily pulling output node 205 to reference line 102; first comparator 230 for controlling switch 210, first comparator 230 receiving a measurement voltage V.sub.M derived from output node 205 and reference voltage V.sub.REF ; second comparator 240' for controlling switch 220, second comparator 240' receiving the measurement voltage V.sub.M and the reference voltage V.sub.REF, second comparator 240' having an input offset (e.g., voltage source 290) so that second comparator 240' activates (e.g., makes conductive) switch 220 to pull output node 205 to reference line 102 after comparator 230 has de-activated switch 210 to disconnect output node 205 from reference line 101.

Further, the present invention can also be described as an apparatus which comprises: switches 210 and 220 serially coupled between reference lines 101 and 102 via output node 205, switch 210 temporarily forwarding an input current I.sub.IN from reference line 101 to output node 205 and switch 220 temporarily discharging capacitance (e.g., capacitor 280) of output node 205 to reference line 102; consuming device 120 coupled between output node 205 and reference line 102 for temporarily sinking a load current I.sub.OUT (e.g., to line 102); voltage sensor 255 measuring voltage V.sub.OUT between output node 205 and reference line 102 and providing measurement voltage V.sub.M ; and comparators 230 and 240 for controlling switches 210 and 220, respectively, comparators 230 and 240 each receiving measurement voltage V.sub.M, comparator 230 receiving reference voltage V.sub.REF and comparator 240 receiving reference voltage V.sub.REF with an offset (e.g., voltage V.sub.OS). Changes of measurement voltage V.sub.M when consuming device 120 stops to sink the load current I.sub.OUT (cf. trace 422) making consecutively: (a) switch 210 substantially non-conductive and (b) switch 220 substantially conductive so that switch 210 releases output node 205 before switch 220 pulls output node 205 to reference line 102. Preferably, switch 220 pulls output node 205 to reference line 102 only after switch 210 has released node 205 from reference line 101.

Still further, wherein reference numbers are intended only to be a convenient example for the purpose of explanation, the present invention can be described as an apparatus which comprises: op amp 230 having inputs 231 and 232 and output 235; op amp 240' having inputs 241 and 242' and output 245, op amps having different switching thresholds (cf. offset V.sub.OS); input terminal 203 coupled input 232 of op amp 230 and to input 242' of op amp 240'; transistors 210 and 220, each of the transistors having first and second main electrodes (e.g., collectors and emitters, respectively) and a control electrode (e.g., a base), first main electrodes (e.g., the collectors of transistors 210 and 220) of transistors 210 and 220 being coupled together to node 205, the second main electrode (e.g., emitter) of transistor 210 coupled to reference line 101 and the second main electrode (e.g., emitter) of transistor 220 coupled to second reference line 102, the control electrodes (e.g., bases) of transistors 210 and 220 coupled to outputs 235 and 245, respectively, of op amp 230 and 240', respectively; and resistors 250 and 260 serially coupled between node 205 and reference line 102 via node 207, node 207 coupled to input 231 of op amp 230 and input 241 of op amp 240'.

Preferably, transistors 210 and 220 are of complementary types (e.g., pnp-type 210 and npn-type 220), input 231 of op amp 230 and input 241 of op amp 240' are non-inverting inputs ("+"), and input 232 of op amp 230 and input 242' of op amp 240' are inverting inputs ("-").

The apparatus receives a reference voltage at input terminal 203 and an input current I.sub.IN at the second main electrode (e.g., emitter) of transistor 210; in the event of a change of a voltage V.sub.OUT across resistors 250 and 260, (a) op amp 230 making transistor 210 non-conductive so that the flow of input current I.sub.IN to node 205 is substantially interrupted, and (b) op amp 240' making transistor 220 substantially conductive, so that capacities (e.g., capacitor 280) at node 205 with respect to reference line 102 are discharged.

The operation method of regulator 200 of system has been described in connection with FIGS. 1-2 and FIG. 4. In other words, a method of the present invention can be described as a method of supplying a load current I.sub.OUT to a load (e.g., to consuming device 120) while maintaining a load voltage .vertline.V.sub.OUT .vertline. .gtoreq..vertline.V.sub.OUT MIN .vertline.. The method comprises the following steps: (a) forwarding an input current I.sub.IN to current I.sub.OUT by transistor 210, thereby regulating the conduction of transistor 210 by operational amplifier 230 receiving an equivalent .vertline.V.sub.M .vertline. of load voltage .vertline.V.sub.OUT .vertline. and receiving a reference voltage .vertline.V.sub.REF .vertline.; (b) monitoring the equivalent .vertline.V.sub.M .vertline. by operational amplifier 240 which also receives reference voltage .vertline.V.sub.REF .vertline. plus an offset voltage .vertline.V.sub.OS .vertline.; (c) temporarily shorting the load voltage .vertline.V.sub.OUT .vertline. transistor 220 (conductive) controlled by operational amplifier 240 when equivalent .vertline.V.sub.M .vertline. exceeds .vertline.V.sub.REF .vertline.+.vertline.V.sub.OS .vertline. the shorting being limited in time so that the load voltage stays .vertline.V.sub.OUT .vertline.>.vertline.V.sub.OUT MIN. The conductance decreasing step is performed when the equivalent .vertline.V.sub.M .vertline. exceeds .vertline.V.sub.REF .vertline. of transistor 210. Preferably, the decreasing step is performed prior to the shorting step. In the monitoring step, a voltage divider (e.g., resistors 250 and 260) receives the load voltage .vertline.V.sub.OUT .vertline. and provides .vertline.V.sub.M .vertline..

Electronic system 100 with regulator 200, 500 of the present invention can be used in a variety of applications. In the mentioned example of a mobile phone, the regulator substantially consumes power from the battery only when the transmitter is active. A single regulator accommodates the different and sometimes conflicting power requirements of the transmitter and the memory. The transmitter can operate at a high burst rate. Also, the absence of mandatory waiting time (e.g., between t.sub.1 and t.sub.2) can simplify the transmitter control software. Additional components (e.g., op amp 240 and transistor 220) needed to implement the regulator of the present invention can be integrated together with the other components (e.g., op amp 230 and transistor 210) in or on a single semiconductor substrate. This features are of great practical significance.

While the invention has been described in terms of particular structures, devices and methods, those of skill in the art will understand based on the description herein that it is not limited merely to such examples and that the full scope of the invention is properly determined by the claims that follow.