US 5,930,616 AGrant

Methods of Forming a Field Effect Transistor and Method of Forming CMOS Circuitry

Issue Date:1999-07-27

•1 Claims

•11 Drawing Sheets

Abstract

A method of forming a field effect transistor includes, a) providing a gate over a semiconductor substrate, the gate having a thickness; b) providing an insulating dielectric layer over the gate, the insulating dielectric layer being provided to a thickness which is greater than the gate thickness to provide an outer dielectric layer surface which is above the gate; c) patterning and etching the insulating dielectric layer to provide openings therethrough to the substrate to define and expose active area adjacent the gate for formation of one of PMOS type or NMOS type diffusion regions; d) providing a layer of conductive material over the insulating dielectric layer and within the openings; e) providing the one of PMOS or NMOS type diffusion regions within the substrate relative to the first openings; and f) etching back the conductive layer to define electrically conductive projections which are isolated from one another within the openings. The method has specific applicability to CMOS fabrication, and provision of overlying and differently conductively doped polysilicon layers which are chemical-mechanical polished in a common step.

Metadata

Assignee

Micron Technology, Inc.

Inventor

Charles H. Dennison

Application Information

Application Number:US 1926357

Filing Date:1998-11-16

Priority Date:1995-10-20

Art Unit:282

Classifications

IPC:

H01L 218238

Field of Search:

438257232;548;564;233274;338;351

Patent Drawings (11 sheets)

Description

Technical Field

This invention relates to methods of forming complementary metal oxide semiconductor (CMOS) integrated circuitry, and to methods of forming field effect transistors.

Background of the Invention

An MOS (metal-oxide-semiconductor) structure in semiconductor processing is created by superimposing several layers of conducting, insulating and transistor forming materials. After a series of processing steps, a typical structure might comprise levels of diffusion, polysilicon and metal that are separated by insulating layers.

CMOS is so-named because it uses two types of transistors, namely an n-type transistor (NMOS) and a p-type transistor (PMOS). These are fabricated in a semiconductor substrate, typically silicon, by using either negatively doped silicon that is rich in electrons or positively doped silicon that is rich in holes. Different dopant ions are utilized for doping the desired substrate regions with the desired concentration of produced holes or electrons.

NMOS remained the dominant MOS technology as long as the integration level devices on a chip was sufficiently low. It is comparatively inexpensive to fabricate, very functionally dense, and faster than PMOS. With the dawning of large scale integration, however, power consumption in NMOS circuits began to exceed tolerable limits. CMOS represented a lower-power technology capable of exploiting large scale integration fabrication techniques.

CMOS fabrication does however present a number of challenges to the fabricator as compared to using PMOS or NMOS alone. Specifically, typically independent or separate masking steps are utilized for masking one of the p-type regions while the n-type region is being doped. Also, the n-type regions are separately masked when the p-type regions are being doped. Accordingly, typical transistor flows use one mask each to form the n-channel and p-channel transistor source and drain regions. Higher levels of integration result in denser and denser circuits, leading CMOS fabrication to more difficulties.

It would be desirable to develop methods which further facilitate formation of complementary source and drain regions within a semiconductor substrate .

Brief Description of the Drawings

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

FIG. 1 is a diagrammatic sectional view of a semiconductor wafer fragment at one processing step in accordance with the invention.

FIG. 2 is a view of the FIG. 1 wafer at a processing step subsequent to that shown by FIG. 1.

FIG. 3 is a view of the FIG. 1 wafer at a processing step subsequent to that shown by FIG. 2.

FIG. 4 is a view of the FIG. 1 wafer at a processing step subsequent to that shown by FIG. 3.

FIG. 5 is a view of the FIG. 1 wafer at a processing step subsequent to that shown by FIG. 4.

FIG. 6 is a view of the FIG. 1 wafer at a processing step subsequent to that shown by FIG. 5.

FIG. 7 is a view of the FIG. 1 wafer at a processing step subsequent to that shown by FIG. 6.

FIG. 8 is a view of the FIG. 1 wafer at a processing step subsequent to that shown by FIG. 7.

FIG. 9 is a view of the FIG. 1 wafer at a processing step subsequent to that shown by FIG. 8.

FIG. 10 is a view of the FIG. 1 wafer at a processing step subsequent to that shown by FIG. 9.

FIG. 11 is a view of the FIG. 1 wafer at a processing step subsequent to that shown by FIG. 10.

Detailed Description of the Preferred Embodiments

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

In accordance with one aspect of the invention, a method of forming CMOS integrated circuitry comprises the following steps:

providing a series of field oxide regions and a series of gate lines over a semiconductor substrate, a first gate line being positioned relative to the substrate for formation of an NMOS transistor, a second gate line being positioned relative to the substrate for formation of a PMOS transistor:

providing an insulating dielectric layer over the field oxide regions and the gate lines, the insulating dielectric layer being provided to a thickness effective to provide an outer dielectric layer surface which is above the first and second gate lines;

patterning and etching the insulating dielectric layer to provide first openings therethrough to the substrate to define and expose active area adjacent one of the first or second gate lines for formation of one of PMOS type or NMOS type diffusion regions;

providing a first layer of conductive material over the insulating dielectric layer and within the first openings;

providing the one of PMOS or NMOS type diffusion regions within the substrate relative to the first openings;

patterning and etching the first layer of conductive material and the underlying insulating dielectric layer to provide second openings through both of the first layer of conductive material and the underlying insulating dielectric layer and to expose active area adjacent the other of the first or second gate lines for formation of the other of PMOS type or NMOS type diffusion regions;

providing a second layer of conductive material over the first layer of conductive material and within the second openings;

providing the other of PMOS or NMOS type diffusion regions within the substrate relative to the second openings; and

if in a common step, etching back the first and the second conductive layers to define electrically conductive projections which are isolated from one another within the first and the second openings.

In accordance with another aspect of the invention, a method of forming a field effect transistor comprises the following steps:

providing a gate over a semiconductor substrate, the gate having a thickness;

providing an insulating dielectric layer over the gate, the insulating dielectric layer being provided to a thickness which is greater than the gate thickness to provide an outer dielectric layer surface which is above the gate;

patterning and etching the insulating dielectric layer to provide openings therethrough to the substrate to define and expose active area adjacent the gate for formation of one of PMOS type or NMOS type diffusion regions;

providing a layer of conductive material over the insulating dielectric layer and within the openings;

providing the one of PMOS or NMOS type diffusion regions within the substrate relative to the first openings; and

etching back the conductive layer to define electrically conductive projections which are isolated from one another within the openings.

More particularly, FIG. 1 illustrates a semiconductor wafer fragment in process indicated generally with reference numeral 10. Such comprises a bulk silicon substrate 12 and a series of field oxide regions 13. Field oxide regions can be recessed relative to substrate 12 if desired. Areas of the illustrated substrate 12 not covered by field oxide regions 13 constitute active area regions 28. A series of gate lines 14, 16 and 18 are provided over bulk substrate 12. Bulk substrate 12 is intrinsically doped with p-type material to an average dopant concentration of 10.sup.15 -10.sup.16 ions/cm.sup.3. Gate line 14 constitutes a first gate line which is positioned relative to bulk substrate 12 for formation of an NMOS transistor. Gate line 16 constitutes a second gate line which is positioned relative to an n-well region 15 of bulk substrate 12 for formation of a PMOS transistor. Gate line 18 overlies the illustrated field oxide region 13 and, depending upon the circuit design out of the plane of the page upon which FIG. 1 lies, might overlie n-doped substrate or p-doped substrate for formation of PMOS or NMOS transistors, respectively. In the depicted embodiment, gate line 18 will be shown as connecting with n-type conductive material, such as might occur peripherally to a memory array.

The illustrated word lines conventionally comprise a conductively doped polysilicon region 19, an overlying WSi.sub.x layer 20, an encapsulating thin oxide layer 21, and nitride spacers 22 and nitride caps 23. Such layers are depicted with numerals only relative to word line 14 in FIG. 1 for clarity. An underlying sacrificial oxide layer 24 (i.e. 80 Angstroms) is provided, as well as an overlying thin nitride etch stop layer 25. At this point in the process, masking and p-channel halo or n-channel LDD implanting might be conducted, as well as V.sub.t implants. Such might be provided before or after provision of nitride spacers 22 and nitride cap 23.

Referring to FIG. 2, a layer 30 of insulating dielectric is provided over field oxide regions 13 and gate lines 14, 16 and 18. Insulating dielectric layer 30 is provided to a thickness effective to provide an outer dielectric layer surface 31 which is above the illustrated gate lines. An example and preferred material for layer 30 is borophosphosilicate glass (BPSG) deposited to a thickness of 14,000 Angstroms. BPSG layer 30 is preferably subjected to a rapid thermal processing reflow step and optional CMP to provide outer layer 31 to be planar at this point in the process. Alternately, layer 30 could be provided and reflowed, but not chemical-mechanical polished, to be locally planar but globally unplanarized at this point in the process.

Referring to FIG. 3, a layer 32 of photoresist is deposited and patterned as shown to provide mask openings 33, 34 and 35.

Referring to FIG. 4, insulating dielectric layer 30 is etched to provide first openings 36 and 37 therethrough to substrate/n-well 15 to define and expose active area adjacent second gate line 16 for formation of PMOS type diffusion regions. Mask openings 33 and 34 are advantageously provided to overlap on one side with nitride capped word line 16 and on the other sides overlap with the adjacent field oxide region 13. This advantageously outwardly exposes the essential entirety of the transistor active area which is not covered by gate line 16. Further, openings 33 and 34 (and correspondingly openings 36 and 37) are in the shape of elongated channels running perpendicular to the plane of the page upon which FIG. 4 lies, with the channels running along gate line 16 and over field oxide regions also located out of the plane of the page. The illustrated etch is conducted to remove nitride etch stop layer 25 and underlying oxide layer 24. Opening 38 is shown as an illustration for provision of a desired contact to gate line 18, which would most typically actually occur in an area of the substrate peripheral to an array containing gate lines 14 and 16 (i.e., out of the plane of the page upon which FIG. 4 lies). The subject nitride and oxide etches will etch a portion of the nitride cap of word line 18, as shown.

Referring to FIG. 5, a first layer 40 of electrically conductive material is provided over insulating dielectric layer 30 and within first openings 36, 37 and within opening 38. The preferred material for first layer 40 is conductively doped polysilicon having a p-type conductivity enhancing dopant concentration of at least 1.times.10.sup.20 ions/cm.sup.3. PMOS type diffusion regions 42 and 44 are provided within the substrate of n-well 15 relative to first openings 36 and 37. The preferred manner by which such regions 42 and 44 are provided is by out-diffusing the p-type conductivity enhancing dopant into substrate region 15 from conductively doped polysilicon first layer 40. Example conditions for producing regions 42 and 44 from polysilicon layer 40 include high temperature annealing, such as at 850.degree. C. to 950.degree. C. for thirty minutes. Most typically and preferably, wafer fragment 10 in the course of subsequent wafer processing will inherently be subjected to such high temperature annealing conditions such that a dedicated process step is not necessary for creating diffusion regions 42 and 44. Alternately, regions 42 and 44 might be provided by an ion implant or other diffusion relative to the FIG. 4 process step prior to the deposition of layer 40.

Referring to FIG. 6, another layer 46 of photoresist is deposited and patterned to define mask openings 47, 48 and 49.

Referring to FIG. 7, first conductive layer 40 is etched selectively relative to underlying oxide, and then remaining nitride 23 within contact opening 49 is etched selectively relative to underlying oxide layer 21.

Referring to FIG. 8, underlying insulating dielectric layer 30 and then nitride is as well etched with the same mask to provide second openings 50 and 52, and opening 53, through conductive layer 40 and insulating dielectric layer 30 (in a selective manner relative to nitride) to expose active area adjacent first gate line 14 for formation of NMOS type diffusion regions. Mask openings 47 and 48 are again preferably provided to overlap with both word line 14 and adjacent field oxide regions 13, and are in the form of elongated channels. Accordingly, second openings 50 and 52 outwardly expose the essential entirety of the NMOS transistor active area not covered by gate line 14. Etching is ultimately conducted of the underlying nitride and oxide layers to outwardly expose substrate 12 and the conductive WSi.sub.x layer of gate line 18.

Referring to FIG. 9, the resist is stripped and a second layer 54 of conductive material is provided over first conductive material layer 40 and within second openings 50, 52, and opening 53. The preferred material for layer 54 is conductively doped polysilicon having an n-type conductivity enhancing dopant concentration of at least 1.times.10.sup.20 ions/cm.sup.3. N-type diffusion regions 56 and 58 are provided adjacent gate 14 for formation of an NMOS transistor. The preferred manner by which such diffusion regions are provided is by out-diffusing the n-type conductivity enhancing dopant into substrate 12 from n-type conductively doped polysilicon second layer 54. Such can be provided by a separate anneal step, or by inherent subsequent wafer processing as described above with respect to the preferred manner by which PMOS diffusion regions 42 and 44 were provided. With such out-diffusing whether by a dedicated step or inherent subsequent wafer processing, the p-type and n-type out-diffusion preferably is conducted simultaneously. Also, diffusion regions 56 and 58 might be provided by an ion implant or other diffusion at the processing step of FIG. 8 and prior to provision of conductive layer 54.

Referring to FIG. 10, second conductive layer 54 and first conductive layer 40 are etched back in a common step to define electrically conductive projections 60, 62, 64, 66 and 68 which are isolated from one another within their respective openings. The preferred common step etching back method is by chemical-mechanical polishing. Although in the illustrated and described embodiment surface 31 of insulating dielectric layer 30 was previously planarized, such layer can be unplanarized prior to the common etching step of conductive layers 54 and 40.

Referring to FIG. 11, the chemical-mechanical polishing step can and also includes substantial etching of insulating dielectric layer 30 in a manner which utilizes the nitride caps 23 of the illustrated word lines as an etch stop.

The above process provides an advantage of enabling elimination of prior art deep n+ and p+ contacts, and the associated problems created by the high aspect ratios of deep contacts. The above process also enables an advantage of eliminating metal to bulk silicon contacts for diffusion regions. Such further provides improved packing density without necessitating n+/p+ surround of contacts.

Subsequent layers would be deposited and patterned to provide associated capacitors with respect to one of the diffusion regions of each transistor, with bit line connections to the other diffusion regions of the respective transistors. The above described process has its greatest advantages in the formation of CMOS circuitry. However, the artisan will appreciate that aspects of the invention would also be applicable to formation of only one of NMOS or PMOS type field effect transistors.

In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.

Claims

Certificate of Correction present

The claims shown below may not include correction changes. Use the corrected PDF for authoritative text.

I claim:

1. A method of forming CMOS integrated circuitry comprising the following steps: providing a series of gate lines over a semiconductor substrate, a first gate line being positioned relative to the substrate for formation of an NMOS transistor, a second gate line being positioned relative to the substrate for formation of a PMOS transistor; forming an insulating dielectric layer over the gate lines, the insulating dielectric layer being provided to a thickness effective to provide an outer dielectric layer surface which is above the first and second gate lines, the insulating dielectric layer comprising BPSG; forming first openings through the insulating dielectric layer to adjacent one of the first or second gate lines for formation of one of PMOS type or NMOS type diffusion regions; forming a first layer of conductive material over the insulating dielectric layer and within the first openings; forming the one of PMOS or NMOS type diffusion regions within the substrate relative to the first openings; forming second openings through both of the first layer of conductive material and the underlying insulating dielectric layer to adjacent the other of the first or second gate lines for formation of the other of PMOS type or NMOS type diffusion regions; forming a second layer of conductive material over the first layer of conductive material and within the second openings; and forming the other of PMOS or NMOS type diffusion regions within the substrate relative to the second openings.

Patent Citations (14)

Patent	Date	Inventor
US4502210	1985-03-01	Okumura et al.
US4538344	1985-09-01	Okumura et al.
US4714686	1987-12-01	Sander et al.
US4727045	1988-02-01	Cheung et al.
US5015594	1991-05-01	Chu et al.
US5022958	1991-06-01	Favreua et al.
US5106782	1992-04-01	Matsuno et al.
US5112765	1992-05-01	Cederbaum et al.
US5244835	1993-09-01	Hachiya
US5449637	1995-09-01	Saito et al.
US5489546	1996-02-01	Ahmad et al.
US5637525	1997-06-01	Dennison
US5718800	1998-02-01	Juengling
US5721165	1998-02-01	Dennison

Non-Patent Literature (3)

Michel, A.E. et al., "Ion-Implanted Polysilicon Diffusion Sources", Nuclear Instruments and Methods, North-Holland Pub. Co. 1983, pp. 700-724.
Kusters, K.H. et al., "A Self Aligned Contact Process With Improved Surface Planarization", Journal De Physique, No. C4, Sep. 1988, pp. 503-506.
Wolf, Stanley, "Silicon Processing . . . VLSI Era", 1990, pp. 224-226, 238-239, 439-440.

Abstract

Description