US 5,926,732 AGrant

Method of Making a Semiconductor Device

Issue Date:1999-07-20

•4 Claims

•8 Drawing Sheets

Abstract

Disclosed herein is a method of making a semiconductor device, which can effectively prevent a lower insulating layer from formation of a recess resulting from etching during formation of a groove for connecting interconnection layers with each other. In this method of making a semiconductor device, a first etching prevention film is formed on a first interlayer insulating film, so that a second interlayer insulating film is formed on the first etching prevention film.

Metadata

Assignee

Mitsubishi Denki Kabushiki Kaisha

Inventor

Masazumi Matsuura

Application Information

Application Number:US 7173601

Filing Date:1996-09-20

Priority Date:1992-06-24

Art Unit:282

Classifications

IPC:

H01L 214763

Field of Search:

437438195;190;203;228 ES634;970;622;624;626;631;637;638;672;671;700;734;740

Patent Drawings (8 sheets)

Description

Background of the Invention

1. Field of the Invention

The present invention relates to a semiconductor device and a method of fabricating the same, and more particularly, it relates to a semiconductor device having a multilayer interconnection structure and a method of fabricating the same.

2. Description of the Background Art

A semiconductor device having a multilayer interconnection structure is well known in the art, as disclosed in "Proceedings of 11th International IEEE VLSI Multilevel Interconnect Conference", Jun. 11-12, 1991 VMIC Conference, p. 146, for example. FIG. 18 is a sectional view showing a conventional semiconductor device having a multilayer interconnection structure, which is disclosed in the aforementioned literature. Referring to FIG. 18, the conventional semiconductor device having a multilayer interconnection structure comprises a silicon semiconductor substrate 101, a first interlayer insulating film 102 having a groove a, which is formed on the silicon semiconductor substrate 101, a first interconnection layer 103 which is formed in the groove a, a second interlayer insulating film 104 having grooves b and c, which is formed on the first interlayer insulating film 102 and the first interconnection layer 103, and a second interconnection layer 105 which is formed in the grooves b and c to be electrically connected with the first interconnection layer 103.

FIGS. 19 to 26 are sectional structural diagrams for illustrating a fabrication process (first to eighth steps) for the conventional semiconductor device having a multilayer interconnection structure shown in FIG. 18. Referring to FIG. 18 and FIGS. 19 to 26, the fabrication process for the conventional semiconductor device having a multilayer interconnection structure is now described.

First, the first interlayer insulating film 102 is formed on the silicon semiconductor substrate 101, as shown in FIG. 19. The silicon semiconductor substrate 101 may alternatively be replaced by an element forming a circuit, such as a transistor or an insulating layer covering such an element, so that the first interlayer insulating film 102 is formed thereon.

Then, the groove a for the first interconnection layer 103 (see FIG. 18) is formed in the first interlayer insulating film 102 by photolithography and etching, as shown in FIG. 20.

Then, the first interconnection layer 103 is formed on the overall surface as shown in FIG. 21, and thereafter etched to expose the surface of the interlayer insulating film 102. Thus, the first interconnection layer 103 is finished in the shape shown in FIG. 22.

Then, the second interlayer insulating film 104 is formed on the overall surface, as shown in FIG. 23.

Then, the groove b for via hole contact is formed by photolithography and etching, as shown in FIG. 24.

Then, the groove c for the second interconnection layer 105 (see FIG. 18) is formed by photolithography and etching, as shown in FIG. 25.

Then, the second interconnection layer 105 is formed on the overall surface as shown in FIG. 26, and thereafter etched to expose the upper surface of the second interlayer insulating film 104. Thus, the second interconnection layer 105 is finished in the shape shown in FIG. 18.

However, the aforementioned conventional semiconductor device having a multilayer interconnection structure has the following problems: When pattern misregistration is caused during formation of the via hole contact groove b and the groove c for the second interconnection layer 105 in the fabrication steps shown in FIGS. 24 and 25, the upper surface of the first interlayer insulating film 102 is disadvantageously recessed by etching. FIG. 27 is a sectional structural diagram for illustrating this problem of the conventional semiconductor device having a multilayer interconnection structure. Referring to FIG. 27, a recess (cavity) d is inevitably formed in the first interlayer insulating film 102 if pattern misregistration is caused during formation of the via hole contact groove b and the groove c for the second interconnection layer 105, as described above. While the etching for forming the grooves b and c is generally stopped by the first interconnection layer 103, such etching undesirably influences the first interlayer insulating film 102 upon occurrence of pattern misregistration, to define the recess d. When such a recess d is defined to reach the underlayer of the first interconnection insulating layer 102, which may be formed by a circuit forming element such as a transistor, for example, a short may be caused across the second interlayer insulating film 102 and the circuit forming element, or the circuit forming element may be damaged.

Summary of the Invention

An object of the present invention is to effectively prevent a first insulating layer of a semiconductor device from formation of a recess even if pattern misregistration is caused during formation of an opening in a second insulating layer which is provided on the first insulating layer.

Another object of the present invention is to readily prevent a first insulating layer of a semiconductor device from formation of a recess even if pattern misregistration is caused during formation of an opening in a second insulating layer which is provided on the first insulating layer in a method of fabricating the semiconductor device.

In a first aspect of the present invention, a semiconductor device having a multilayer interconnection structure comprises a first insulating layer having a first opening, which is formed on a semiconductor substrate, an etching prevention film which is formed on the first insulating layer, a first interconnection layer which is formed in the first opening, a second insulating layer having a second opening, which is formed on the etching prevention film and the first interconnection layer, and a second interconnection layer which is formed in the second opening to be electrically connected with the first interconnection layer.

In operation, the etching prevention film is so formed on the first insulating layer as to prevent the first insulating layer from influence by etching for forming the second opening even if pattern misregistration is caused during formation of the second opening in the second insulating layer. Thus, the first insulating layer is prevented from formation of a recess, dissimilarly to the conventional case.

In another aspect of the present invention, a method of fabricating a semiconductor device having a multilayer interconnection structure comprises a step of forming a first insulating layer having a first opening on a semiconductor substrate, a step of forming an etching prevention film on the first insulating layer, a step of forming a first interconnection layer in the first opening, a step of forming a second insulating layer on the etching prevention film and the first interconnection layer, a step of etching a prescribed region of the second insulating layer thereby forming a second opening, and a step of forming a second interconnection layer in the second opening to be electrically connected with the first interconnection layer.

In operation, the etching prevention film is formed on the first insulating layer and the second insulating layer is formed on the etching prevention film while a prescribed region of the second insulating layer is so etched as to form the second opening, whereby the first insulating layer is effectively prevented from influence by etching for forming the second opening even if pattern misregistration is caused during formation of the second opening. Thus, the first insulating layer is prevented from formation of a recess.

The foregoing and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

Brief Description of the Drawings

FIG. 1 is a sectional view showing a semiconductor device having a multilayer interconnection structure according to a first embodiment of the present invention;

FIG. 2 is a sectional structural diagram for illustrating a first step in a process of fabricating the semiconductor device according to the first embodiment shown in FIG. 1;

FIG. 3 is a sectional structural diagram for illustrating a second step in the process of fabricating the semiconductor device according to the first embodiment shown in FIG. 1;

FIG. 4 is a sectional structural diagram for illustrating a third step in the process of fabricating the semiconductor device according to the first embodiment shown in FIG. 1;

FIG. 5 is a sectional structural diagram for illustrating a fourth step in the process of fabricating the semiconductor device according to the first embodiment shown in FIG. 1;

FIG. 6 is a sectional structural diagram for illustrating a fifth step in the process of fabricating the semiconductor device according to the first embodiment shown in FIG. 1;

FIG. 7 is a sectional structural diagram for illustrating a sixth step in the process of fabricating the semiconductor device according to the first embodiment shown in FIG. 1;

FIG. 8 is a sectional structural diagram for illustrating a seventh step in the process of fabricating the semiconductor device according to the first embodiment shown in FIG. 1;

FIG. 9 is a sectional structural diagram for illustrating an eighth step in the process of fabricating the semiconductor device according to the first embodiment shown in FIG. 1;

FIG. 10 typically illustrates the chemical formula of polyphenylsilsesquioxane;

FIG. 11 is a sectional view showing a semiconductor device having a multilayer interconnection structure according to a second embodiment of the present invention;

FIG. 12 is a sectional structural diagram for illustrating a first step in a process of fabricating the semiconductor device according to the second embodiment shown in FIG. 11;

FIG. 13 is a sectional structural diagram for illustrating a second step in the process of fabricating the semiconductor device according to the second embodiment shown in FIG. 11;

FIG. 14 is a sectional structural diagram for illustrating a third step in the process of fabricating the semiconductor device according to the second embodiment shown in FIG. 11;

FIG. 15 is a sectional structural diagram for illustrating a fourth step in the process of fabricating the semiconductor device according to the second embodiment shown in FIG. 11;

FIG. 16 is a sectional structural diagram for illustrating a fifth step in the process of fabricating the semiconductor device according to the second embodiment shown in FIG. 11;

FIG. 17 is a sectional structural diagram for illustrating a sixth step in the process of fabricating the semiconductor device according to the second embodiment shown in FIG. 11;

FIG. 18 is a sectional view showing a conventional semiconductor device having a multilayer interconnection structure;

FIG. 19 is a sectional structural diagram for illustrating a first step in a process of fabricating the conventional semiconductor device shown in FIG. 18;

FIG. 20 is a sectional structural diagram for illustrating a second step in the process of fabricating the conventional semiconductor device shown in FIG. 18;

FIG. 21 is a sectional structural diagram for illustrating a third step in the process of fabricating the conventional semiconductor device shown in FIG. 18;

FIG. 22 is a sectional structural diagram for illustrating a fourth step in the process of fabricating the conventional semiconductor device shown in FIG. 18;

FIG. 23 is a sectional structural diagram for illustrating a fifth step in the process of fabricating the conventional semiconductor device shown in FIG. 18;

FIG. 24 is a sectional structural diagram for illustrating a sixth step in the process of fabricating the conventional semiconductor device shown in FIG. 18;

FIG. 25 is a sectional structural diagram for illustrating a seventh step in the process of fabricating the conventional semiconductor device shown in FIG. 18;

FIG. 26 is a sectional structural diagram for illustrating an eighth step in the process of fabricating the conventional semiconductor device shown in FIG. 18; and

FIG. 27 is a sectional structural diagram for illustrating a problem in the conventional semiconductor device having a multilayer interconnection structure.

Description of the Preferred Embodiments

Embodiments of the present invention are now described with reference to the drawings.

Referring to FIG. 1, a semiconductor device according to a first embodiment of the present invention comprises a silicon semiconductor substrate 1, a first interlayer insulating film 2 having a groove a, which is formed on the silicon semiconductor substrate 1, a first interconnection layer 4 which is formed in the groove a, a first etching prevention film 3 which is formed on the first interlayer insulating film 2, a second interlayer insulating film 5 having grooves b and c, which is formed on the first etching prevention film 3 and the first interconnection layer 4, a second interconnection layer 7 which is formed in the grooves b and c to be electrically connected with the first interconnection layer 4, and a second etching prevention film 6 which is formed on the second interlayer insulating film 5.

According to the first embodiment, as hereinabove described, the first etching prevention film 3 is so formed on the first interlayer insulating film 2 that the upper surface of the first interlayer insulating film 2 is not influenced by etching for forming the grooves b and c even if pattern misregistration is caused during formation of the grooves b and c. Then, the first interlayer insulating film 2 is effectively prevented from formation of a recess, dissimilarly to the conventional case. When the silicon semiconductor substrate 1 serving as an underlayer for the first interlayer insulating film 2 is replaced by a circuit forming element such as a transistor, therefore, it is possible to prevent the circuit forming element from a short across the same and the second interconnection layer 7 as well as from damage.

Referring to FIG. 1 and FIGS. 2 to 9, a process of fabricating the semiconductor device according to the first embodiment is now described.

First, the first interlayer insulating film 2 is formed on the silicon semiconductor substrate 1, as shown in FIG. 2. The etching prevention film 3 is formed on the first interlayer insulating film 2. The silicon semiconductor substrate 1 serving as an underlayer for the first interlayer insulating film 2 may be replaced by a circuit forming element such as a transistor and an insulating layer covering the same. The material for the etching prevention film 3 is prepared by rotation-coating polyphenylsilsesquioxane onto a film and curing the film (this film is hereinafter referred to as a PPSQ film). FIG. 10 typically illustrates the chemical formula of polyphenylsilsesquioxane. Such a PPSQ film is dry-etched at an etching rate of about 1/3 to 1/4 of that for silicon oxide films, which are principal materials for the first and second interlayer insulating films 2 and 5. Thus, the PPSQ film has a sufficient effect for serving as an etching prevention film.

Then, the groove a for the first interconnection layer 4 is formed through the first interlayer insulating film 2 and the first etching prevention film 3 by photolithography and etching, as shown in FIG. 3.

Then, the first interconnection layer 4 is formed on the overall surface as shown in FIG. 4, and thereafter etched to expose the upper surface of the first etching prevention film 3. Thus, the first interconnection layer 4 is finished in the shape shown in FIG. 5. This etching step is carried out through chemical mechanical polishing, which is a method of applying an abrasive having a chemical etching effect on a wafer surface and pressing an abrasive pad against the wafer for mechanically etching the same. The first interconnection layer 4 may be dry-etched by general reactive gas such as SF.sub.6, NF.sub.3, Cl, O.sub.2 or the like.

Then, the second interlayer insulating film 5 is formed on the overall surface so that the second etching prevention film 6 is formed on this second interlayer insulating film 5, as shown in FIG. 6.

Then, the via hole contact groove b having a desired pattern is formed by photolithography and etching as shown in FIG. 7, and thereafter the groove c for the second interconnection layer is formed as shown in FIG. 8. The grooves b and c are formed by dry etching with reactive gas. Even if pattern misregistration is caused during such formation of the grooves b and c, the first interlayer insulating film 2 is not influenced by the dry etching for forming the grooves b and c. In other words, the first etching prevention film 3 effectively prevents the first interlayer insulating film 2 from influence by the dry etching. Thus, the first interlayer insulating film 2 is prevented from formation of a recess, dissimilarly to the conventional case.

Then, the second interconnection layer 7 is formed on the overall surface as shown in FIG. 9, and thereafter etched to expose the upper surface of the second etching prevention film 6. Thus, the second interconnection layer 7 is finished in the shape shown in FIG. 1.

Referring to FIG. 11 showing a semiconductor device according to a second embodiment of the present invention, a second interlayer insulating film 25 and a third interlayer insulating film 35 are separately formed to be provided with a via hole contact groove b and a groove c for a second interconnection layer 9 respectively. The second interlayer insulating film 25 having the via hole contact groove b is formed on a first etching prevention film 3 and a first interconnection layer 4. A second etching prevention film 6 is formed on the second interlayer insulating film 25. An interconnection layer 8 is formed in the groove b. The third interlayer insulating film 35 having the groove c for the second interconnection layer 9 is formed on the interconnection layer 8 and the second etching prevention film 6. The second interconnection layer 9 is formed in the groove c to be electrically connected with the interconnection layer 8. A third etching prevention film 10 is formed on the third interlayer insulating film 35.

Referring to FIG. 11 and FIGS. 12 to 17, a process for fabricating the semiconductor device according to the second embodiment is now described.

First, the first interconnection layer 4 is formed as shown in FIG. 12 through a process similar to that of the first embodiment shown in FIGS. 2 to 5, so that the second interlayer insulating film 25 is formed thereon. Then the second etching prevention film 6 is formed on the second interlayer insulating film 25.

Then, the via hole contact groove b is formed by photolithography and etching, as shown in FIG. 13.

Then, the first interconnection layer 8 is selectively formed in the groove b by CVD, as shown in FIG. 14. Alternatively, the interconnection layer 8 may be formed on the overall surface and thereafter etched to expose the upper surface of the first etching prevention film 3. Even if pattern misregistration is caused during formation of the groove b, the first etching prevention film 3 effectively prevents the first interlayer insulating film 2 from formation of a recess, dissimilarly to the conventional case.

Then, the third interlayer insulating film 35 is formed on the second etching prevention film 6 and the interconnection layer 8, as shown in FIG. 15. The third etching prevention film 10 is formed on the third interlayer insulating film 35.

Then, the groove c is formed by photolithography and etching, as shown in FIG. 16. Then, the second interconnection layer 9 is formed to cover the overall surface, as shown in FIG. 17. Finally, the second interconnection layer 9 is etched to expose the upper surface of the third etching prevention film 10. Thus, the second interconnection layer 9 is finished in the shape shown in FIG. 11. Even if pattern misregistration is caused during formation of the groove c in the step shown in FIG. 16, the second etching prevention film 6 protects the second interlayer insulating film 25 against etching, thereby effectively preventing the same from formation of a recess.

In each of the first and second embodiments of the present invention, as hereinabove described, the etching prevention film which is etched at a slower rate than the principal material for the interlayer insulating film is formed on the interlayer insulating film, whereby it is possible to prevent the lower interlayer insulating film from formation of a recess resulting from etching, even if pattern misregistration is caused during formation of the via hole contact groove and the groove for receiving the upper interconnection layer.

According to the inventive semiconductor device, the etching prevention film is formed on the first insulating layer, so that the first insulating layer is prevented from influence by etching for forming the second opening even if pattern misregistration is caused during formation of the second opening in the second insulating layer which is formed on the etching prevention film. Thus, the first insulating layer is effectively prevented from formation of a cavity. Therefore, when a circuit forming element such as a transistor is formed as an underlayer for the first insulating layer, for example, such a circuit forming element is damaged and it is possible to prevent a short across the second interconnection layer and the circuit forming element.

According to the inventive method of fabricating a semiconductor device, the etching prevention film is formed on the first insulating layer and the second insulating layer is formed on the etching prevention film so that a prescribed region of the second insulating layer is etched to form the second opening, whereby the first insulating layer is prevented from influence by etching for forming the second opening, even if pattern misregistration is caused during formation of the second opening. Thus, it is possible to effectively prevent the first insulating layer from formation of a recess.

Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the spirit and scope of the present invention being limited only by the terms of the appended claims.

Claims

What is claimed is:

1. A method of fabricating a semiconductor device having a multilayer interconnection structure, the method comprising: forming a first insulation layer on a semiconductor substrate; forming an etching prevention film on said first insulation layer; forming a first opening through the etching prevention film and through the first insulation layer; forming a first interconnection layer in said first opening; forming a second insulation layer on said etching prevention film and said first interconnection layer integrally without interposing any etching prevention film therein; forming a hole of a pattern identical with a second opening to be formed later in said second insulation layer from an upper surface of the second insulation layer to a depth by etching; forming said second opening for a via hole reaching the upper surface of said first interconnection layer and a third opening having a diameter larger than that of said second opening and being continuous with said second opening in said second insulation layer, by etching a region of said second insulation layer containing the pattern identical with said second opening so as to make the bottom of the hole of the pattern identical with said second opening reach the upper surface of said first interconnection layer; and forming a second interconnection layer in said second and third openings so that the bottom of said second interconnection layer directly contacts the upper surface of said first interconnection layer.

2. A method of fabricating a semiconductor device in accordance with claim 1, wherein said etching prevention film is a polyphenylsilsesquioxane film (PPSQ film).

3. A method of fabricating a semiconductor device in accordance with claim 1, wherein the second interconnection layer is formed on and in contact with said first interconnection layer and said etching prevention film.

4. The method of fabricating a semiconductor device according to claim 1, wherein the etching prevention film is in direct contact with a side surface of the first interconnection layer.

Patent Citations (38)

Patent	Date	Inventor
US4443932	1984-04-01	Mastroianni et al.
US4600685	1986-07-01	Kitakohji et al.
US4723978	1988-02-01	Clodgo et al.
US4789648	1988-12-01	Chow et al.
US4792516	1988-12-01	Toriumi et al.
US4832789	1989-05-01	Cochran et al.
US4936950	1990-06-01	Doan et al.
US5006484	1991-04-01	Harada
US5063175	1991-11-01	Broadbent
US5219793	1993-06-01	Cooper et al.
US5235205	1993-08-01	Lippitt, III
US5321211	1994-06-01	Haslam et al.
US5328553	1994-07-01	Poon
US5354711	1994-10-01	Heitzmann et al.
US5378585	1995-01-01	Watanabe
US5389492	1995-02-01	Kokubo et al.
US5393641	1995-02-01	Ito et al.
US5395796	1995-03-01	Haskell et al.
US5506172	1996-04-01	Tang
US5516729	1996-05-01	Dawson et al.
US5547808	1996-08-01	Watanabe
US5552344	1996-09-01	Jang et al.
US5554465	1996-09-01	Watanabe
US5591676	1997-01-01	Hughes et al.
US5604156	1997-02-01	Chung et al.
US5612254	1997-03-01	Mu et al.
US5614439	1997-03-01	Murooka et al.
US5661083	1997-08-01	Chen et al.
US5691238	1997-11-01	Avanzino et al.
US5741741	1998-04-01	Tseng
US5759911	1998-06-01	Cronin et al.
EPX21-818-A1	1981-01-01
EPX46-525-A2	1982-03-01
DEX33-29-065A1	1984-02-01
JPX61-152040	1986-07-01
JPX62-112353	1987-05-01
JPX2-156537	1990-06-01
JPX3-205829	1991-09-01

Non-Patent Literature (2)

"A Four-Level-Metal Fully Planarized Interconnect Technology for Dense High Performance Logic and SRAM Applications," Ronald R. Uttecht et al., VMIC Conference, Jun. 11-12, 1991, pp. 20-26.
Kaanta et al., "Dual Damascene: A ULSI Wiring Technology," 1991 VMIC Conference, Jun. 11-12, 1991 pp. 144-152.

Abstract

Description