US 5,867,417 AGrant
Computer Memory Cards Using Flash EEPROM Integrated Circuit Chips and Memory-Controller Systems
Issue Date:1999-02-02
•27 Claims
•11 Drawing Sheets
Abstract
A very small computer memory card is densely packed with a large number of flash EEPROM integrated circuit chips. A computer memory system provides for the ability to removably connect one or more of such cards with a common controller circuit that interfaces between the memory cards and a standard computer system bus. Alternately, each card can be provided with the necessary controller circuitry and thus is connectable directly to the computer system bus. An electronic system is described for a memory system and its controller within a single memory card. In a preferred physical arrangement, the cards utilize a main circuit board with a plurality of sub-boards attached thereto on both sides, each sub-board carrying several integrated circuit chips.
Metadata
Assignee
- SanDisk Corporation
Inventors
- Robert F. Wallace
- Robert D. Norman
- Eliyahou Harari
Application Information
Application Number:US 9071113
Filing Date:1997-08-06
Priority Date:1991-04-11
Art Unit:288
Classifications
IPC:
G11C 1606G06F 1300
Field of Search:
36523539571152;185.11;185.33;218380500;425;430103
Patent Drawings (11 sheets)
Description
BACKGROUND OF THE INVENTION
This invention is related to computer memory systems of a type utilizing small, compact semiconductor memory cards, and particularly to a structure within the cards for densely packing a large number of integrated circuit chips of electrically erasable and programmable read only memory ("EEPROM") to provide a complete memory system.
Currently, standard microcomputer systems use a combination of fixed and removable (floppy) magnetic disk media for long term, non volatile memory. Semiconductor random access memory ("RAM") without a battery power supply backup is only temporarily used since it is volatile; that is, when power to the computer system is disconnected, contents of the RAM are lost. A small amount of read only memory ("ROM") is also included for permanent storage of certain computer system parameters that do not change.
There is currently underway an effort to develop non-volatile flash EEPROM memory systems to replace either of the existing fixed or floppy magnetic disk systems, or both. It is now becoming possible to form a megabyte or more of flash EEPROM on a single semiconductor integrated circuit chip. As a result, several megabytes of memory can be formed in a very small package.
Indeed, an industry "PC Card Standard", release 1.0, dated August 1990, of the Personal Computer Memory Card International Association (PCMCIA) sets mechanical and electrical interface standards for a memory card that is not much larger than an ordinary credit card. Although some physical dimension variations are permitted within the scope of this standard, it is less than 6.0 mm in overall outside thickness, less than 5.5 cm in width, and less than 9.0 cm in length. A female type of pin connector is provided across one of the narrow ends of the card structure. Such PC cards have been commercially implemented primarily with static random-access-memory ("SRAM") and ROM.
It is a principal object of the present invention to provide a structure for packaging a large number of flash EEPROM integrated circuit chips within such a PC card or other standard structure, thereby providing a large memory capacity in an individual card or other industry standard physical configuration.
It is another object of the present invention to provide a complete flash EEPROM system within such an individual card or other standard configuration that emulates a floppy or hard disk system.
It is a further object of the present invention to provide such a PC card structure that is easy to fabricate and test during assembly.
It is yet another object of the present invention to provide an improved computer memory system that utilizes one or more PC cards containing EEPROM integrated circuit chips.
SUMMARY OF THE INVENTION
This and additional objects are accomplished by the various aspects of the present invention, wherein, briefly and generally, according to one aspect, one or more EEPROM memory chips are directly mounted to a substrate to form a sub-board structure, and one or more of the sub-board structures are then attached to both sides of a main circuit board that extends throughout an interior of the card package and terminates along one side to form the PC card connector. Each of the sub-boards has a line of electrical terminals along one side thereof in a pattern that matches a pattern of exposed conductors on the main board.
In specific implementations, two, three or four such memory chips are provided in a row along a rectangularly shaped sub-board having terminals along one of its long dimensions and which is attached to the main board through connection of its terminals with the exposed main board contacts. Several such sub-boards can be installed on the main board, on one or both sides, within the limits of the PC card standard identified above. This sub-board structure permits a large number of EEPROM chips to be included within such a card. It also allows testing of the chips attached to each sub-board before they are assembled together on the main board, thus allowing an early identification of any problems in the mounting and initial interconnection of the circuit chips.
One type of EEPROM PC card contains only EEPROM memory chips, with the use of sub-boards as discussed above or otherwise, which are then interconnected through the card socket to a controller circuit. The controller interfaces between a computer system's main bus and the individual circuit chips. One, two or more sockets may be provided in conjunction with a given controller for respectively removably receiving one, two or more PC cards at a time. An amount of permanent EEPROM capacity may optionally be serviced by the same controller circuit.
Another type of flash EEPROM PC card contains a large number of individual memory circuit chips, either in the sub-board structure described above or otherwise, plus one or more circuit chips forming a controller. In this embodiment, each PC card communicates through its connector in a format of a computer system bus. Such a PC card is self-contained and no intervening controller circuit is required.
According to another aspect of the present invention, a flash EEPROM system is provided with physical form factors which match those of industry standard floppy and hard disk drives, along with an electrical interface that emulates such drives. Such a non-volatile flash EEPROM system is then easily usable as an alternative in a computer system designed to include such disk drives.
According to yet another aspect of the present invention, a flash EEPROM system is provided in a PC card or other industry standard memory system package with a controller for directly interfacing the system with a computer system bus. No extra adaptation is required to use such a non-volatile, non-mechanical mass memory in computer systems whose hardware and software operating systems are designed to accept and use disk systems. The internal controller converts the computer bus interface and signal protocols to those required to operate the flash EEPROM memory.
Additional objects, features and advantages of the various aspects of the present invention will become apparent from the following description of its preferred embodiments, which description should be taken in conjunction with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is an exploded view of first embodiment of a controller card having multiple sockets adapted to receive multiple PC cards and be connected to a host computer system bus;
FIG. 2 is a side view of the memory system of FIG. 1 with the PC cards and a connector in place;
FIG. 3 illustrates generally, in block diagram form, the electrical connections of the memory system of FIGS. 1 and 2;
FIG. 4 is an exploded view of an internal construction of a PC card showing the use of a main circuit board carrying sub-boards that each have several integrated circuit memory chips attached to them;
FIG. 5 is a sectional view of a PC card using the board structure of FIG. 4, taken at section 5--5 of FIGS. 1 and 4;
FIGS. 6 and 7 are sectional views of a sub-board in the assembly of FIGS. 4 and 5, taken respectively at sections 6--6 and 7--7 of FIG. 4;
FIG. 8 is a sectional view of a PC card showing a modification of FIG. 5 wherein a controller sub-board is included;
FIG. 9 illustrates, in an electrical block diagram form, a memory system utilizing two or more PC cards having a controller included within them in accordance with the structure of FIG. 8;
FIG. 10 is a side view of a second embodiment of a controller card having a socket adapted to receive a PC memory card, and also including fixed memory;
FIG. 11 is an end view of the controller card of FIG. 10;
FIG. 12 shows an electronic block diagram of a computer system in which a PC card containing flash EEPROM memory and its controller is used;
FIGS. 13A and 13B together form a schematic block diagram showing the electrohic system within a PC card shown in the system of FIG. 12;
FIG. 14 illustrates a technique of addressing the flash EEPROM memory within the PC card system of FIGS. 13A and 13B;
FIG. 15 outlines a sector organization of the flash EEPROM integrated circuit memory cells;
FIG. 16 shows expanded detail of a portion of FIG. 13A; and
FIGS. 17, 17A and 17B provide a flow diagram which shows an operation of the system of FIGS. 13A and 13B.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
Several physical configurations of a memory card system are described with respect to FIGS. 1-11. An example electronic system within such a card, including both flash EEPROM and controller integrated circuit chips, is described with respect to FIGS. 12-17.
Physical Memory Card Configurations
Referring initially to FIGS. 1-3, one embodiment of a PC card flash EEPROM memory is illustrated. A structurally rigid printed circuit board 11 contains on one side various circuit components 13 that form a memory controller. The controller circuit is operably connected with a row of connector pins 15 attached to the board 11. A connector 17, provided at an end of a ribbon cable 19, is adapted to interconnect the conductors of the cable 19 to the row of pins 15. Another end (not shown) of the ribbon cable 19 is connectable with a microcomputer system bus. Alternatively, the controller board 11 could be provided with a different type of connector that is adapted to fit directly into an expansion slot of a microcomputer system.
On an opposite side of the controller board 11 from the controller circuit chips 13 are two PC card receiving slots 21 and 23. These slots have respective rows 25 and 27 of conductor pins. The slot and pin arrangement is dimensioned to receive respective PC cards 29 and 31 for mechanical and electrical interconnection therewith. The rows of pins 25 and 27 are connected to the controller circuit 13. The PC cards 29 and 31 contain a plurality of flash EEPROM memory chips, a preferred arrangement thereof being discussed in detail below. The PC cards 29 and 31 conform to the PC Card Standard identified above, which is incorporated herein by this reference. Of course, other sized cards may be used instead, depending upon the particular application.
Although two sockets 21 and 23 are indicated in FIGS. 1-3, this embodiment may be varied to contain only one socket or to include three or more sockets. As FIG. 2 shows, both of the PC cards 29 and 31 can be inserted and electrically interconnected with the controller 13 at one time. If additional sockets are provided, additional cards can similarly be simultaneously utilized. The removability of the memory cards allows them to be used much like floppy disks are currently used. As indicated in FIG. 3, additional flash EEPROM memory 33 can be provided on the underside of the controller board 11 itself as fixed memory. An example of a controller card having an amount of fixed memory is given in another embodiment shown in FIGS. 10 and 11.
FIGS. 4 and 5 illustrate a preferred printed circuit board structure for mounting and interconnecting a plurality of individual flash EEPROM integrated circuit chips (up to 24 in this example). A main rectangularly-shaped printed circuit board 35 has outside dimensions slightly smaller than those of the outside of the PC card in which it is installed. A plurality of sub-boards 37-42 are attached to opposite surfaces of the main board 35 (in this case, six). Each of the sub-boards contains four integrated circuit EEPROM chips attached to a surface thereof opposite to that facing the main board 35. Two such chips 43 and 45 are shown in FIG. 4 in conjunction with the sub-board 37. Similarly, circuit chips 47.50 are indicated to be attached to a surface of the sub-board 40. Illustration of the remaining circuit chips is omitted for clarity.
The main board 37 includes a center (core) supporting substrate with conductor traces formed on either side. A thin dielectric layer is coated over the entire area of each of the surfaces, covering the conductor traces and any exposed portions of the core substrate material surfaces. The insulating material does not cover, however, various rows of electrical contacts.
One such row of electrical contacts 51, and a similar row on an opposite side of the main board 35 but not visible in FIG. 4, is provided across a narrow side of the main board 35 and forms the contacts for the rows of pins 21 and 23 of FIG. 1. Traces beneath the insulation layer (not shown) then interconnect these edge contacts with various rows of contacts across both surfaces for interconnecting with the sub-boards, for example, a row 53 of contacts provided across the narrow width of the main board 35. A row of contacts 55 having the same spacing and pattern as the row 53 is provided along a large edge of the rectangularly shaped sub-board 37. Thus, when the sub-board 37 is positioned on a surface of the main board 35, its contacts 55 line up with the row 53 of contacts. They are attached to one another by soldering, or some other technique. Indeed, in most cases, the soldering of these contacts is the only form of mechanical attachment of the sub-board to the main board that is required. This makes the structure quite simple and expedient to assemble. However, if additional attachment is believed necessary, a dot of epoxy can be applied between each sub-board and the main board along a side of the sub-board opposite to its row of edge contacts.
Similarly, five other rows of contacts are provided for accommodating the other five sub-boards shown in the example of FIGS. 4 and 5. Rows 57 and 59 are on the same side of the main board 35 as the row 53. All rows on the main board 37 are parallel to each other and to the short edge of the board 35. Similar rows of contacts 61, 63 and 65 are shown in dotted outline on the opposite surface of the main board 35. Most of the conductive traces are preferably provided on one side of the core substrate of the main board 35, these conductors then penetrating that sub-board to connect with the contacts on an opposite side.
Referring to the cross-sectional PC card view of FIG. 5, each of the sub-boards is shown physically attached to the main board 35 only by its electrical contacts. In either case, a plastic ring 67 surrounds its outside edges and forms the narrow sidewalls of the resulting PC card. Rows of holes 69 and 71 are provided at one end to accept socket pins, such as the pins 25 of FIG. 1, for contact with the edge connector of the main board 35, which includes the row 51 of contacts. Generally rectangularly shaped, thin metal plates 73 and 75 are attached to the edge ring 67 to form opposite sides of the PC card. Metal layers are preferred in order to provide highly desirable radio frequency shielding. The outside layers 73 and 75 are generally connected with ground potential of the memory circuit carried therein, usually V.sub.ss of the computer system with which it is interconnected.
With reference to FIGS. 4, 6 and 7, the structure of the sub-boards and attachment of the memory chips to them will now be described. Taking sub-board 37 and its attached chip 45 as an example, the chip is provided with its interconnecting pads 77 supplied along only one of the chip edges. This edge of each of the chips attached to the sub-board 37 is then positioned to face the edge carrying the sub-board contacts 55.
The sub-boards are best illustrated by the sectional views of FIGS. 6 and 7. A central core substrate layer 79 carries conductive traces on both sides. For example, in the view of FIG. 6, a conductive trace 81 is attached to the top side of the central substrate layer 79 and in the sectional view of FIG. 7, taken at a different position, a trace 83 is so provided. The traces on the top side of the core substrate layer 79 generally extend across the narrow width of the sub-board 37 while conductive traces on the bottom side, such as traces 85, 87 and 89, generally extend in the long direction of the sub-board. The result is a type of matrix that makes it easy to interconnect the large number of contacts provided by multiple integrated circuit chips and the sub-board contacts 55. An electrical contact is made through the layer 79 when it is desired to interconnect traces on opposite sides thereof, such as top trace 81 being connected with bottom trace 89 in the view of FIG. 6, and top trace 83 being interconnected with bottom trace 87 in the view of FIG. 7. Both sides of the substrate are covered with respective thin insulating layers 91 and 93.
Portions of the top side traces along the contact edge of the sub-board are exposed, however, for wire bonding to pads of the chips attached to them. For example, in the section of FIG. 6, a wire 95 is bonded between one pad of the chip 45 and the trace 81. In the section of FIG. 7, another wire 97 is bonded between a different pad of the chip 45 and an electrically separate trace 83. In the example section of FIG. 6, the trace 81 is connected with an edge contact 99, one of those in the row of sub-board contacts 55. The wire 95 is then connected directly to the pin 99 a very short distance away. Others of the chips on the sub-board 37 are similarly interconnected with the pin 99 by bonding to top traces which are interconnected with the bottom trace 89 that has been connected to the pin 99.
The section of FIG. 7 shows a different example, wherein the wire 97 is bonded to a top conductive trace 83 that is connected to a bottom trace 87. Although not shown, the bottom trace 87 is connected somehow to one of the conductors of the sub-board row of contacts 55. In the case of FIG. 7, a pin 101 is interconnected on the bottom of the central substrate 79 with the trace 85. That bottom trace then allows a pad, not shown, of the chip 45 to be electrically connected with it, and similarly for the other chips attached to the sub-board 37.
Surrounding the attached integrated circuit chips on a top side of the sub-board 37 is a plastic frame 103. That frame, in combination with an overall encapsulation (not shown) of the chips on the top surface of the sub-boards, protects those chips.
Referring to FIGS. 8 and 9, a modification of the embodiment of FIGS. 4-7 is shown with common elements indicated by the same reference number but with a prime (40 ) added. In this case, a sub-board 105 nearest the edge connector contains integrated circuit chips forming a controller. That is, one sub-board of memory chips is replaced with an on-board controller so that the resulting PC card can be operated directly from a computer system bus without having to use the external controller 13 of the embodiment of FIGS. 1-3. Most of the traces interconnecting the edge connector of the main board 35' are connected directly with rows of main board contacts to which the controller sub-board 105 is electrically connected. Traces interconnecting the rows of contacts with which primary chip containing sub-boards are primarily attached also extend to contacts with which the controller sub-board 105 is connected. Indeed, depending upon the design, enough controller sub-board contacts may be required as to have rows along each of the opposing long sides of the sub-boards, as shown in FIG. 8, with corresponding parallel rows of contacts on the top surface of the main board 37'. Alternative to mounting the controller chips on a sub-board, they can be mounted directly onto the main board 35 in the space shown in FIG. 8 to be occupied by the sub-board 105.
Referring to FIG. 9, a system utilizing such a card with internal controller is illustrated. Two such cards 107 and 109 are shown to be connectable through a connector 111 to a microcomputer system bus through conductors 19'. Of course, any number of such cards, from 1 to many, can be utilized in a single computer system having one or more such connectors. The connector 111 need not contain any electronic components, except perhaps for buffers, amplifiers and the like. But no data manipulation or other controller functions need be provided outside of the cards 107 and 109, in this embodiment. Of course, more than two such PC cards can be utilized at a time by providing an expanded connector 111.
Referring to FIGS. 10 and 11, a modification of the controller card illustrated in FIGS. 1 and 2 is shown in orthogonal side and end views, respectively. A structurally rigid printed circuit board 121 is provided with a single socket 123 for removably receiving a PC memory card 125 of the type discussed with respect to FIGS. 4-7 above. The printed circuit board 121 is wide enough in this embodiment to accept a plurality of packaged integrated circuit chips 127 that form the memory controller. A connector 129 along one edge of the board 121 provides for connection to the computer system through a ribbon cable or the like. Attached under the board 121 are a plurality of sub-boards 130, in this case, six, of the type described earlier with respect to FIGS. 6 and 7. Each sub-board contains a plurality of flash EEPROM chips. The sub-boards are connected to exposed contacts on the underside of the controller board 121 in the same manner as utilized in the PC cards as described with respect to FIG. 5.
The controller board embodiment of FIGS. 10 and 11 provides a combination of fixed system flash EEPROM capacity, attached to the underside of the board 121, and the ability to use removable PC cards also containing flash EEPROM chips. The controller formed by interconnecting through traces on the controller board 121 the packaged circuits 127 is connected with the computer system bus connector 129 and operates both the fixed and removable EEPROM memory. Of course, one or more additional sockets may be provided in order to accommodate multiple PC memory cards at one time.
In addition to packaging the flash memory within the industry standard PC memory card form factor discussed above, it is also desirable to be able to package such a memory system within an industry standard floppy disk drive or hard disk drive form factor. This allows the semiconductor memory to be easily physically substituted for a disk drive. An example standard, just being formed, is for a 1.8 inch hard disk drive with a mall form factor. Its dimensions are about 19 mm. in height, 54 mm. in width, and 73 mm. in length, as a maximum. As disk drives evolve over time, their packages become smaller. The packaging techniques described above, particularly the use of sub-boards for mounting circuit chips, allow large solid state memory systems to be presented in the same small packages.
Electronic EEPROM and Controller System within a Package
It is preferred that the memory system included in a card or other standard package be self-sufficient so that it can electronically interface at its connector with a standard computer bus interface. One such standard is an integrated device electronics ("IDE") interface. This interface is being used extensively with hard disk drives that have controller circuits integrated as part of the drive. Thus, the packaged EEPROM system as part of the present invention includes controller circuits in order that the unit appears to the computer system as a disk drive.
Referring to the general block diagram of FIG. 12, bus interface circuits 137 are shown as providing individual circuit connections 138 according to the IDE interface specifications to a flash EEPROM memory package 139 that includes a controller circuit. The package 139 may be a thin PC card as discussed above with respect to the figures, a package having dimensions and capabilities similar to that of a hard disk drive, as mentioned previously, or various other convenient removable packages. The bus interface 137 is connected with a computer system bus 153. A typical computer system is shown in FIG. 12 to include a microprocessor 154, ROM 155, RAM 156 and input/output circuits 157, all connected with the common bus 153. Of course, the memory system of the present invention can be utilized with other specific computer systems.
The IDE signal lines 138 connected to the memory package 139 include, as indicated in FIG. 12, the 16-bit data bus D0-D15 and three lines of an address bus, A0-A2. These lines are connected to the corresponding lines of the system bus 153 through buffers and drivers within the interface circuit 137. Similarly provided are system control signals IOR, IOW and RESET. The signals IOR and IOW affect, respectively, a read or write operation within the memory package 139 when toggling between states.
The IDE signal lines 138 also include control lines CS1 and CS2, which serve as two of several address bit lines for the memory within the package 139. These signals are decoded from the higher level system address lines A3 and up by appropriate circuits within the bus interface circuitry 137. Alternatively, the necessary address lines may be communicated with the memory package 139 and this decoding circuitry provided within the package. However, this occupies more pins within the connector so is usually done in the manner being described.
A number of status signals are also provided by the memory within the package 139 to the computer system through the bus interface 137. An example is the signal identified as IOCS16 which notifies the system whether the memory module accepts an 8- or 16-bit transfer on the data bus. Another line INTRQ provides an interrupt request from the memory to the computer system. Of course, there are additional control and status signals, as well as voltage supply and ground lines, that are communicated over the connector according to the IDE standard.
FIGS. 13A and 13B illustrate a preferred form of the memory system 139, being substantial duplicates of FIGS. 7A and 2A, respectively, of the simultaneously filed application identified above. As described more completely in that application, a controller 133 includes a disk drive interface 411 that utilizes a commercially available peripheral interface chip 415 that is connected to the lines 138 which are, in turn, connected to the host computer system through mating connector portions. The peripheral interface 415 transfers data between the host computer and a memory controller 401 over a serial data link 421. A microprocessor 417 controls the peripheral interface 415 and memory controller 401 over an internal bus 423. An example of the peripheral interface circuit 415 is an SH 265 disk controller chip available from Cirrus Logic, Inc. An example of the microprocessor 417 is a Motorola, Inc. 68HC11 part. The buffer memory 413 is static RAM and provides temporary storage of data being transferred between the memory unit 123 and the host computer system. The memory controller 401 is described in detail in the aforementioned simultaneously filed application with respect to its FIG. 8A. It is desirable to combine as much of the interface 415 and the controller 401 onto a single integrated circuit chip.
The controller 133 of FIG. 13A is connected to at least one, and preferably a plurality, of memory modules 131 of the type illustrated in FIG. 13B. Each memory module 131 includes a plurality of EEPROM integrated circuit chips 141 physically connected together on a sub-board 143. Each of the memory chips is connected with the controller 133 over lines 135. Each of the memory chips 141 is programmed with a unique address by connection with a plurality of pads, such as the pads 147 on one of the devices, being controlled by selectively grounding them on mount 149.
Referring to FIG. 14, each of the EEPROM integrated circuits is formed on a small substrate chip with memory cells arranged in rows and columns in quadrants 201, 203, 205 and 207. These individual quadrant arrays are connected through interface circuits 209 to the controller lines 135 and a line 151. Each of the memory cells within a given quadrant, such as the quadrant 201, is addressable by proper voltages applied to intersecting column bit and row driver lines. A sector of such memory cells contiguously arranged, such as a sector 211 shown as part of the quadrant 201, is erasable simultaneously by addressing the sector.
Referring to FIG. 15, the sector 211 is shown to be formed of four rows 213 of memory cells, each row having a length 215 of enough cells to store 128 bytes. Thus, the sector 211 stores 512 bytes, the same capacity as a sector of disk storage according to prevailing disk standards. A number of such sectors are provided adjacent to each other, each of which is separately addressable and erasable by a single command in one clock cycle. An additional byte 217 of disk storage is provided as an extension of each row of EEPROM cells of the sector 211 for the purpose of providing spare EEPROM cells to replace bad cells within the sector 211. Similarly, another byte 219 stores header and other common overhead information required for each sector. Additional details of the memory system operation can be had by reference to published international patent applications of the assignee hereof, namely European publication no. 392,895, dated Oct. 17, 1990, and PCT publication no. WO 90/12400, dated Oct. 18, 1990.
The number of EEPROM cells, and thus the number of sectors, in each of the quadrants 201, 203, 205 and 207 (FIG. 14) is preferably made to be the same. A given sector of cells is addressed by first designating the integrated circuit chip, its quadrant and then the sector within the quadrant. The highest capacity memory unit is provided when all four quadrants are utilized, of course, but the quadrant approach allows memory units of lower storage capacity to be manufactured with rejected chips so long as at least one quadrant and the buffer portion 209 of a rejected chip are operable. This thus allows making use of memory chips that would otherwise be discarded, and thus the provision of a lower capacity memory unit at a much lower cost.
FIG. 14 additionally illustrates the manner in which the individual chip EEPROM integrated circuit chips 141 are addressed in order to read or write data in response to commands from the system computer. A box 221 indicates a translation of the information applied to the memory unit over the lines 138. The address from the host computer designates a disk drive head that is to be utilized for the data transfer, a data cylinder, a beginning sector number on that cylinder, and the number of contiguous sectors (sector count) in which the data is being read or written. The memory controller translates that address, as shown on the right hand side of block 221 of FIG. 14, into a chip number, the quadrant on the chip and a sector of memory cells within that quadrant that is to be addressed. If more than one sector of data is being transferred during a single access by the host computer, a number of EEPROM sector accesses equal to the disk sector count is accomplished.
The circuitry for accomplishing this address translation is illustrated in FIG. 16, a part of the controller 133 of FIG. 13A. The commercially available peripheral interface chip 415 includes a number of registers which are utilized to perform the translation. One group of registers which responds to a toggle of the IOR signal includes a status register 223, a read head address register 225, read cylinder address registers 227 and 229 (allows a 16-bit cylinder address), a read starting sector address register 231, and a read sector count register 233. Similarly, another set of registers is written into or read by toggling the IOW signal. These registers include a command register 235, a write head address register 237, write cylinder address registers 239 and 241, a write starting sector address register 243, and a write sector count register 245. Each pair of registers is addressable by the host computer with a bit pattern indicated to the right of the registers of FIG. 16, involving the signals CS1, CS0 and A0-A2. Similarly, a read buffer memory 247 and a write buffer memory 249 are separately addressable.
The group of registers provide a temporary place for storing commands from the host computer over the interface lines 138. When the computer system wants to perform a read or write operation, it writes a READ or WRITE command into the command register 235 after writing into the respective sets of registers 225-233 or 237-245 the address, in disk drive terms, of the sectors where the data is to be read or written. This is controlled by the basic input/output system ("BIOS") that is part of the computer operating system. The microprocessor 417, through a microprocessor port 251, then reads the command from the command register 235 and the address from the appropriate read or write registers, and performs the translation and command. Once a command is detected in the register 235, a BUSY signal is written into the status register 223 that the host computer can then read to know that the memory system is in the process of executing a command and cannot receive another. Data is transferred between the buffer memory 413 and the EEPROM memory through a data port 253. Once a commanded operation has been performed, the microprocessor 417 then writes a NOT BUSY indication in the status register 223. Other registers are provided in the commercially available peripheral interface chips, but those of them which are most important to the operation being described herein have been shown.
This operation under control of the microprocessor 417 (FIG. 13A) is illustrated in a general way by a flow diagram of FIG. 17. A first step in the operation is for the command register 235 to be continuously polled in order to detect a command placed there by the host computer system. Such a read operation is indicated by a block 261 and a determination as to whether a new command has been written into the register 235 or not is indicated by a block 263. If a new command has not been so written since that register was last accessed, then the steps 261 and 263 are repeated. When a new command is detected, the processing moves to a step 265 where a BUSY status signal is written in the register 223. The host computer, in polling the status register 223, will then not lead another command into the command register 235 until a NOT BUSY status is written into the register 223 at the end of the current operation.
Other than READ and WRITE, other commands from the host processor include SEEK and RESTORE. These are commands that are intended to move a disk drive read/write head inbetween read and write operations for optimal positioning. If one of these commands is detected, as indicated by a block 267, a majority of the processing is skipped, proceeding immediately to the writing of the NOT BUSY status in the register 223, as indicated by a block 269.
If the command is to READ data from the EEPROM system, or to WRITE data into it, as indicated by a block 271, then one of two paths is taken in the processing. If a READ operation is commanded, a step 273 reads the address, in disk drive terms, stored in the registers 225-223 by the host computer. A next step 275 translates that disk address into a flash memory address, as generally described in FIG. 14 with reference to an address translation block 221. This translation is most easily accomplished by an algorithm calculation or reference to a look up table that have a one-to-one correspondence between the disk address and the EEPROM address. That one-to-one correspondence is disturbed, of course, when a sector is found to have so many bad EEPROM cells that it must be taken out of service and replaced by another sector. The address translation table is then dynamically altered.
After the address has been translated into EEPROM terms, a next step 276 reads data from the flash memory and writes it into the read buffer 247.
Thereafter, in a step 277, the read data is compared with an expanded form of an error correction code ("ECC") that has been stored with the data. A common ECC format and algorithm used for disk drives is used. Next, in a step 278, the read data is transferred to the host computer. Any error that has been detected during the reading process is written into the status register 223, in a step 279. Following that, the step 269 indicates to the host computer that the operation is complete by writing NOT BUSY into the register 223. At that time, the system computer will know that the read operation is complete and that it may access the buffer read memory 247 over the interconnection lines 138 to transfer the read data to somewhere else in the computer system.
Returning to the decision block 271, the path for a WRITE command is similar to that just described for a READ command. A first step 281 in response to such a command is to read the address from registers 237-245, which have been written there by the host computer in disk drive terms. A next step 283 translates that address into EEPROM terms, in the same way described with respect to the step 275. A final step 285 is to execute the command by reading data which has been placed into the write buffer memory 249 by the host computer system and then writing that data into the address EEPROM sectors. After that is complete, the steps 279 and 269 are executed in the manner discussed above. The process then returns to the beginning steps 261 and 263 to poll the command register 235 for a new command from the host computer system.
Although the various aspects of the present invention have been described with respect to their preferred embodiments, it will be understood that the invention is entitled to protection within the full scope of the appended claims.
Claims
It is claimed:
1. A computer non-volatile memory system adapted for use with a host computer system that includes a processor, random access volatile memory and input-output circuits operably connected together through a computer system bus, comprising: an assembly including a first connector for receiving a memory card and a second connector for removably establishing an electrical connection with the computer system bus, said assembly including a memory controller connectable through the second connector to the computer system bus for (1) receiving address, data and command signals from said bus according to a disk drive protocol and (2) responsively providing data and status signals to said bus according to said disk drive protocol, a plurality of said memory cards which individually include a third connector that mates with the first connector for providing a removable electrical connection therewith, said third connector having conductors connected to an integrated circuit array of floating gate memory cells that are individually programmable into more than two states in order to store more than one bit of data per cell and that are organized in groups of cells that are individually addressable for simultaneous erasure, said memory cards being fully enclosed in a package having a width less than 5.5 centimeters, a length less than 9.0 centimeters, and a thickness less than 6.0 millimeters, with said third connector being positioned along one edge thereof, said memory controller additionally being responsive to an address of one or more disk drive sectors on conductors of the second connector for accessing through said first and second connectors a corresponding one or more of said memory cell groups within one of the plurality of memory cards having its third connector mated with said first connector.
2. The memory system according to claim 1, wherein said memory controller further includes: a microprocessor, a plurality of temporary storage registers, including at least one set for storing an address of one or more disk drive sectors, a command register and a status register, data read and write buffer memories, means for allowing the host computer to write an address of one or more disk drive sectors to said one register set, to write a command to the command register, to read a status from the status register, to write data into the write buffer memory and to read data from the read buffer memory, means including the microprocessor for reading the disk drive sector address in said one register set and translating said disk drive sector address into an address of one or more memory cell groups corresponding to the disk drive sector address, and means including the microprocessor for reading the command register and (1) in response to a read command, transferring data within the addressed one or more memory cell groups into the read data buffer memory and then write a completion status in the status register, or (2) in response to a write command, transferring data from the write buffer memory into the addressed one or more memory cell groups and then write a completion status into the status register.
3. The memory system according to claim 2 wherein said command register reading means includes means responsive to a disk drive SEEK command for writing a completion status into said status register.
4. The memory system according to claim 1 wherein said controller means includes means including the microprocessor for reading the command register and, in response to reading a disk drive SEEK command from the command register, writing a completion status into said status register.
5. The memory system according to claim 1 wherein said disk drive sector address reading means includes means for reading an address that includes head, cylinder and sector identifications.
6. The memory system according to claim 1 wherein said assembly includes a fourth connector for receiving another of the plurality of said memory cards, thereby to establish operation of the controller means with two memory cards simultaneously.
7. The memory system according to claim 1 wherein said plurality of memory cards individually include a plurality of integrated circuit chips forming said array of floating gate memory cells.
8. The memory system according to claim 1 wherein individual ones of the groups of memory cells that are simultaneously erasable include enough cells to store 512 bytes of user data plus overhead data related to the sector and the user data stored therein.
9. The memory system according to claim 1 wherein said second connector includes conductors forming an industry standard IDE interface.
10. The memory system according to claim 1 wherein said memory controller includes a disk drive controller integrated circuit chip.
11. The memory system according to claim 1 wherein the memory cards individually include: a plurality of sub-boards each carrying a plurality of flash EEPROM integrated circuit chips and including electrical conductors attached thereto which interconnect said chips to a plurality of electrical contacts along one edge of said sub-board, said contacts having a predetermined pattern therealong, a main circuit board including electrical conductors attached thereto and extending between (a) a plurality of rows of electrical contacts on at least one side thereof that are each arranged in said pattern and (b) a plurality of electrical contacts at an edge thereof positioned to form part of said third connector, said sub-boards being attached to said main board with their edge contacts being electrically connected to respective ones of said plurality of rows of contacts on the main board, and a cover enclosing said main printed circuit board and the attached sub-boards.
12. A method of interfacing a non-volatile memory system with a host computer system having a bus including data, address and control lines which interconnect a processor, volatile memory and input-output circuits, comprising the steps of: providing a memory system assembly that includes a controller interconnected with both a connector adapted to be connected with the computer system bus and an array of floating gate memory cells that are individually programmable into more than two states in order to store more than one bit of data per cell and that are organized in blocks of cells that are individually addressable by the controller for simultaneous erasure thereof, responding to the host computer to read data from the non-volatile memory by a method of: receiving from the host computer bus through the connector an address of one or more disk drive sectors and a command to read data stored in the addressed sectors, and temporarily storing said address and command within the controller, in response to the controller reading the stored read command, converting within the controller the stored one or more disk drive sector addresses into an address of one or more of said blocks of non-volatile memory, and reading data stored in said addressed one or more blocks, temporarily storing the read data in the controller and temporarily storing a status word to indicate that the commanded read operation has been completed, thereby to allow the host computer to know from reading the status word that the read data temporarily stored in the controller is ready to be transferred to the host computer through the connector, responding to the host computer to write data to the non-volatile memory by a method of: receiving from the host computer bus through the connector an address of one or more disk drive sectors, a command to write data into the addressed sectors and data to be written into the addressed sectors, temporarily storing said address, command and data within the controller, in response to the controller reading the stored write command, converting within the controller the stored disk drive sectors address into an address of one or more of said blocks of non-volatile memory, and writing into said addressed one or more blocks data that is stored in the controller and temporarily storing a status word in the controller to indicate that the commanded write operation has been completed, thereby to allow the host computer to know from reading the status word that the data write operation has been completed, and comprising an additional step of causing the controller to respond to a disk drive SEEK command from the host computer through the connector to indicate to the host computer that the command has been executed.
13. A method of interfacing a non-volatile memory system with a host computer system having a bus including data, address and control lines which interconnect a processor, volatile memory and input-output circuits, comprising the steps of: providing a memory system assembly that includes a controller interconnected with both a connector adapted to be connected with the computer system bus and an array of floating gate memory cells that are individually programmable into more than two states in order to store more than one bit of data per cell and that are organized in blocks of cells that are individually addressable by the controller for simultaneous erasure thereof, wherein the memory assembly providing step includes providing the memory array in a first subassembly and the controller in a second subassembly, the first and second subassemblies being mechanically and electrically removably connectable with each other through a matched pair of connectors, responding to the host computer to read data from the non-volatile memory by a method of: receiving from the host computer bus through the connector an address of one or more disk drive sectors and a command to read data stored in the addressed sectors, and temporarily storing said address and command within the controller, in response to the controller reading the stored read command, converting within the controller the stored one or more disk drive sector addresses into an address of one or more of said blocks of non-volatile memory, and reading data stored in said addressed one or more blocks, temporarily storing the read data in the controller and temporarily storing a status word to indicate that the commanded read operation has been completed, thereby to allow the host computer to know from reading the status word that the read data temporarily stored in the controller is ready to be transferred to the host computer through the connector, and responding to the host computer to write data to the non-volatile memory by a method of: receiving from the host computer bus through the connector an address of one or more disk drive sectors, a command to write data into the addressed sectors and data to be written into the addressed sectors, temporarily storing said address, command and data within the controller, in response to the controller reading the stored write command, converting within the controller the stored disk drive sectors address into an address of one or more of said blocks of non-volatile memory, and writing into said addressed one or more blocks data that is stored in the controller and temporarily storing a status word in the controller to indicate that the commanded write operation has been completed, thereby to allow the host computer to know from reading the status word that the data write operation has been completed.
14. The method according to claim 13 wherein the step of providing the memory assembly additionally comprises providing the first subassembly in a package having a width less than 5.5 centimeters, a length less than 9.0 centimeters, a thickness less than 6.0 millimeters, and with one of the pair of connectors positioned along one side thereof.
15. A non-volatile memory system adapted for use with a host system, comprising: an assembly including a first connector to receive a memory card and a second connector adapted to removably establish an electrical connection with said host system, said assembly including a memory controller connected to the second connector for (1) receiving address, data and command signals from said host system according to a given protocol and (2) responsively providing data and status signals to said host system according to said given protocol, a plurality of said memory cards which individually include a third connector that mates with the first connector to provide a removable electrical connection therewith, said third connector being connected to an integrated circuit array of floating gate memory cells that are individually programmable into more than two states in order to store more than one bit of data per cell and that are organized in groups of cells that are individually addressable for simultaneous erasure, said memory cards being fully enclosed in a package having a width less than 5.5 centimeters and a length less than 9.0 centimeters, said memory controller additionally being responsive to an address of one or more data storage sectors through the second connector for accessing through said first and second connectors a corresponding one or more of said memory cell groups within one of the plurality of memory cards having its third connector mated with said first connector.
16. The memory system according to claim 15, wherein said memory controller further includes: a microprocessor, a plurality of temporary storage registers, including at least one set for storing an address received from the host system, a command register and a status register, data read and write buffer memories, means for allowing the host system to write an address to said one register set, to write a command to the command register, to read a status from the status register, to write data into the write buffer memory and to read data from the read buffer memory, means including the microprocessor for reading from said one register set the address stored from the host system and translating said host system address into an address of one or more memory cell groups corresponding to the host system address, and means including the microprocessor for reading the command register and (1) in response to a read command, transferring data within the addressed one or more memory cell groups into the read data buffer memory and then write a completion status in the status register, or (2) in response to a write command, transferring data from the write buffer memory into the addressed one or more memory cell groups and then write a completion status into the status register.
17. The memory system according to claim 15, wherein said assembly includes a fourth connector to receive and connect to the controller the third connector another of the plurality of said memory cards, thereby to establish operation of the controller means simultaneously with two of said plurality of memory cards.
18. The memory system according to claim 49, wherein individual ones of the groups of memory cells that are simultaneously erasable include enough cells to store 512 bytes of user data plus overhead data related to the sector and the user data stored therein.
19. The memory system according to any one of claim 15-18 wherein said second connector includes conductors conforming to an industry standard IDE interface.
20. The memory system of claim 15, wherein the integrated circuit memory cell array includes a plurality of integrated circuit chips.
21. The memory system of claim 15, wherein said given protocol of the address of one or more data sectors includes a disk drive head, cylinder and at least one sector.
22. The memory system of claim 15, wherein the controller additionally includes a microprocessor and a plurality of command/status registers that are individually writable by one of said microprocessor and said host system and readable by the other of said microprocessor and said host system.
23. The memory system of claim 15, wherein said memory controller is characterized by storing both data from said host system and overhead information in individual groups of memory cells.
24. The memory system of claim 15, wherein said memory controller is characterized by causing individual groups of cells to be erased.
25. The memory system of claim 15, wherein said memory controller includes a buffer memory that temporarily holds data being transferred between the memory cell array and said host system.
26. A method of interfacing a non-volatile memory system with a host system, comprising: connecting a first memory system subassembly including a controller through a first connector to the host system and through a second connector to a second memory system subassembly including an array of floating gate memory cells that are individually programmable into more than two states in order to store more than one bit of data per cell and that are organized into blocks of cells that are individually addressable by the controller for simultaneous erasure thereof, responding to the host system to read data from the non-volatile memory system by a method of: receiving from the host system an address of one or more data sectors and a command to read data stored in the addressed sectors, and temporarily storing said address and command within the controller, in response to the controller reading the stored read command, converting within the controller the stored data sector address into an address of one or more of said blocks of non-volatile memory, and reading data stored in said addressed one or more blocks, temporarily storing the read data in the controller and temporarily storing a status word to indicate that the commanded read operation has been completed, thereby to allow the host system to know from reading the status word that the read data temporarily stored in the controller is ready to be transferred to the host system, and responding to the host system to write data to the non-volatile memory system by a method of: receiving from the host system an address of one or more data sectors, a command to write data into the addressed sectors and data to be written into the addressed sectors, temporarily storing said address, command and data within the controller, in response to the controller reading the stored write command, converting within the controller the addresses of the stored one or more data sectors into an address of one or more of said blocks of non-volatile memory, and writing into said addressed one or more blocks the data that is stored in the controller and temporarily storing a status word in the controller to indicate that the commanded write operation has been completed, thereby to allow the host system to know from reading the status word that the data write operation has been completed.
27. The method according to claim 26, wherein connecting the first and second subassemblies to each other and the host system includes confining the second assembly to within a package having a width less than 5.5 centimeters and a length less than 9.0 centimeters.
Patent Citations (63)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US4210959 | 1980-07-01 | Wozniak | |
| US4287570 | 1981-09-01 | Stark | |
| US4295205 | 1981-10-01 | Kunstadt | |
| US4398248 | 1983-08-01 | Hsia et al. | |
| US4442504 | 1984-04-01 | Dummermuth et al. | |
| US4443845 | 1984-04-01 | Hamilton et al. | |
| US4456971 | 1984-06-01 | Fukuda et al. | |
| US4504927 | 1985-03-01 | Callan | |
| US4509113 | 1985-04-01 | Heath | |
| US4545010 | 1985-10-01 | Salas et al. | |
| US4617624 | 1986-10-01 | Goodman | |
| US4642759 | 1987-02-01 | Foster | |
| US4654829 | 1987-03-01 | Jiang et al. | |
| US4703420 | 1987-10-01 | Irwin | |
| US4744764 | 1988-05-01 | Rubenstein | |
| US4780855 | 1988-10-01 | Iida et al. | |
| US4785425 | 1988-11-01 | Lavelle | |
| US4797543 | 1989-01-01 | Watanabe | |
| US4798941 | 1989-01-01 | Watanabe | |
| US4800520 | 1989-01-01 | Iijima | |
| US4803554 | 1989-02-01 | Pape | |
| US4829169 | 1989-05-01 | Watanabe | |
| US4831245 | 1989-05-01 | Ogasawara | |
| US4853522 | 1989-08-01 | Ogasawara | |
| US4855842 | 1989-08-01 | Hayes et al. | |
| US4882702 | 1989-11-01 | Struger et al. | |
| US4887234 | 1989-12-01 | Iijima | |
| US4890832 | 1990-01-01 | Komaki | |
| US4891506 | 1990-01-01 | Yoshimatsu | |
| US4896262 | 1990-01-01 | Wayama et al. | |
| US4942453 | 1990-07-01 | Ishida et al. | |
| US4949240 | 1990-08-01 | Iijima | |
| US4958315 | 1990-09-01 | Balch | |
| US4980856 | 1990-12-01 | Ueno | |
| US4992651 | 1991-02-01 | Takahira | |
| US5033021 | 1991-07-01 | Barakat | |
| US5033027 | 1991-07-01 | Amin | |
| US5036429 | 1991-07-01 | Kaneda et al. | |
| US5036481 | 1991-07-01 | Lunsford et al. | |
| US5043940 | 1991-08-01 | Harari | |
| US5070474 | 1991-12-01 | Tuma et al. | |
| US5099394 | 1992-03-01 | Hood et al. | |
| US5121500 | 1992-06-01 | Arlington et al. | |
| US5127097 | 1992-06-01 | Mizuta | |
| US5172338 | 1992-12-01 | Mehrotra et al. | |
| US5184282 | 1993-02-01 | Kaneda et al. | |
| US5218569 | 1993-06-01 | Banks | |
| US5226136 | 1993-07-01 | Nakagawa | |
| US5226168 | 1993-07-01 | Kobayashi et al. | |
| US5291584 | 1994-03-01 | Challa et al. | |
| US5297272 | 1994-03-01 | Lu et al. | |
| US5418752 | 1995-05-01 | Harari et al. | |
| US5430859 | 1995-07-01 | Norman et al. | |
| US5457590 | 1995-10-01 | Barrett et al. | |
| US5602987 | 1997-02-01 | Harari et al. | |
| US5663901 | 1997-09-01 | Wallace et al. | |
| AUX557723 | 1984-06-01 | ||
| EPX220718 | 1987-05-01 | ||
| EPX392895 | 1990-10-01 | ||
| GBX2093236 | 1982-08-01 | ||
| GBX2172126 | 1986-09-01 | ||
| GBX2202349 | 1988-09-01 | ||
| WOXWO9012400 | 1990-10-01 |
Non-Patent Literature (10)
- Cormier, "Special Report--Erasable/Programmable Solid-State Memories," Electrical Design News, vol. 30, No. 25, pp. 144-154 (Nov. 14, 1985).
- Lai, R., and The Waite Group, Inc., Writing MS-DOS Device Drivers, "Chapter 7--Introducing Disk Internals," pp. 237-273 (1987) and Chapter 8--A RAM Disk Device Driver, pp. 277-319 (1987).
- "PC Card Standard: Release 1.0", Personal Computer Memory Card International Association, pp. 1-102, Aug. 8, 1990.
- Brochure: "Wafer-Stack Wafer-Scale Storage Subsystem," Anamartic, Inc., 1990.
- Auclair, D.L., "Optimal Solid State Disk Architecture For Portable Computers", Silicon Valley PC Design Conference (SVPC), pp. 811-815, Jul. 9-10, 1991.
- Miller, "Semidisk Disk Emulator," Interface Age, p. 102, Nov., 1982.
- Clewitt, "Bubble Memories as a Floppy Disk Replacement," 1978 MIDCON Technical Papers, vol. 2, pp. 1-7, Dec. 1978.
- Hancock, "Architecting a CCD Replacement for the IBM 2305 Fixed Head Disk Drive," Digest of Papers, Eighteenth IEEE Computer Society Internaitional Conference, pp. 182-184, 1979.
- Bleiker and Melchior, "A Four-State EEPROM Using Floating-Gate Memory Cells", IEEE Journal of Solid-State Circuits, vol. SC22, No. 3, Jun. 1987, New York, NY, USA.
- "CL-SH265 Advance Data Sheet," Cirrus Logic, Inc., pp. 1-83, (Dec., 1990).