US 5,858,857 AGrant

Method of Forming Top Corner Rounding of Shallow Trenches in Semiconductor Substrate

Issue Date:1999-01-12

•7 Claims

•5 Drawing Sheets

Abstract

A method of forming shallow trenches in a semiconductor substrate is provided. This method allows the thus-formed trenches to be shaped with a rounded top corner having a desired radius of curvature in accordance with actual requirements. From experiments, it is learned that the radius of curvature of the top corners of the trenches decreases linearly with the depth of a pre-trench formed by over-etching in the substrate. The relationship between radius of curvature and depth of pre-trench can be pre-established by experimentation. After that, the top corners of the shallow trenches in the substrate can be controlled to be shaped with a desired radius of curvature by adjusting the depth of the pre-trench based on the pre-established linear relationship. In this method, the substrate is removed to a predetermined depth corresponding to the desired radius of curvature of the top corner of the to-be-formed trench; then, thermal oxidation is performed on the substrate so as to form an oxide layer on the exposed area of the substrate; and finally, the oxide layer is removed. The empty space left by the removed oxide layer serves as the desired trench.

Metadata

Assignee

Winbond Electronics Corp.

Inventor

Michael Ho

Application Information

Application Number:US 843719&

Filing Date:1997-04-17

Priority Date:1997-02-14

Art Unit:117

Classifications

IPC:

H01L 2176

Field of Search:

438425;443;229;230;232;426;424;227

Patent Drawings (5 sheets)

Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates to semiconductor fabrication processes, and more particularly, to a method for forming shallow trenches in a semiconductor substrate with rounded top corners that can be shaped with a desired radius of curvature.

2. Description of Related Art

In semiconductor technology, the so-called isolation process is used to suitably isolate the transistor elements in an integrated circuit (IC) chip from each other so as to prevent interference or a short-circuit therebetween. Conventional isolation processes are usually based on the so-called local oxidation of silicon (LOCOS) method. In more advanced VLSI (very large-scale integration) technology, hundreds of thousands transistor elements can be integrated on a single IC chip with an area of less than 2 cm.sup.2. To provide isolation for such a great density of transistor elements in the IC chip, the so-called shallow trench isolation method is used in place of the LOCOS method. In a shallow trench isolation process, the anisotropic dry etching process is performed on the substrate so as to dig trenches between neighboring transistor elements in the substrate. After that, an insulating material, such as silicon dioxide, is filled into the trenches to isolate the neighboring transistor elements.

If the top corners of the thus-formed trenches are too steep, this will cause a concentrated stress that increases the electric field on the gate, thus causing the occurrence of leakage current in the IC chip. This adverse consequence is the so-called corners effect. To provide a rounded top corner for the trenches, a conventional solution is to form a beak-like oxide layer on the substrate and then remove the beak-like oxide layer by etching. This conventional method will be described in detail in the following with reference to FIGS. 1A-1B.

Referring first to FIG. 1A, a semiconductor substrate 100 is prepared. Over the substrate 100, a pad oxide layer 102, such as a layer of silicon dioxide, is formed. Further, a mask layer 104, such as a layer of silicon nitride, is formed over the pad oxide layer 102. A photolithographic and etching process is then performed on the substrate so as to remove selected portions of the mask layer 104 and pad oxide layer 102 to form an opening 101 which exposes a selected surface area of the substrate 100.

Referring next to FIG. 1B, in the subsequent step, a thermal oxidation process is performed on the substrate so as to form a beak-like oxide layer (not shown) on the exposed surface area of the substrate 100. After this, the beak-like oxide layer (not shown) is removed by etching. The empty space which was previously occupied by the removed oxide layer serves as a shallow trench 103 with round top corners 103a.

One major drawback to the foregoing method, however, is that the round top corners 103a of the shallow trench 103 is shaped with a substantial radius of curvature of about 0.0587 .mu.m (micrometer), which can not be arbitrarily shaped in a predetermined manner into a desired radius of curvature in accordance with various requirements.

SUMMARY OF THE INVENTION

It is therefore a primary objective of the present invention to provide a method of forming shallow trenches in a semiconductor substrate, which allows the thus-formed trenches to be shaped with a rounded top corner having a desired radius of curvature in accordance with actual requirements.

In accordance with the foregoing and other objectives of the present invention, a new method for forming shallow trenches in a semiconductor substrate is provided. This method includes the following steps of:

(1) forming a pad oxide layer and a mask layer successively over the substrate;

(2) removing selected portions of the pad oxide layer and the mask layer so as to expose a selected surface area of the substrate where the trench is to be formed;

(3) removing an exposed portion of the substrate to a predetermined depth so as to form a pre-trench;

(4) performing a thermal oxidation process on the substrate so as to form an oxide layer in the pre-trench in the substrate; and

(5) removing the oxide layer, such that the empty space left by the removed oxide layer serves as the trench.

From experiments, it is learned that the radius of curvature of the top corners of the trench decreases linearly with the depth of a pre-trench formed by over-etching in the substrate. The linear relationship between radius of curvature and depth of the pre-trench can be pre-established by experimentation. After that, the radius of curvature of the top corners of the shallow trenches in the substrate can be controlled by adjusting the depth of the pre-trench in the substrate in accordance with the pre-established linear relationship.

BRIEF DESCRIPTION OF DRAWINGS

The invention can be more fully understood by reading the following detailed description of the preferred embodiments, with reference made to the accompanying drawings, wherein:

FIGS. 1A and 1B are schematic sectional diagrams used to depict the steps involved in a conventional method for forming a shallow trench with rounded top corners in a semiconductor substrate;

FIGS. 2A and 2B are schematic sectional diagrams used to depict the steps involved in a first preferred embodiment of the method according to the invention for forming a shallow trench having rounded top corners shaped with a first desired radius of curvature in a semiconductor substrate, and FIG. 2C is a schematic sectional diagram showing a beak-like oxide layer;

FIGS. 3A and 3B are schematic sectional diagrams used to depict the steps involved in a second preferred embodiment of the method according to the invention for forming a shallow trench having rounded top corners shaped with a second desired radius of curvature in a semiconductor substrate; and

FIG. 4 is a graph showing the relationship between the radius of curvature of the top corners of the thus-formed trench and the depth of the pre-trench.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENT

Two preferred embodiments of the method according to the invention will be disclosed in the following, respectively with reference to FIGS. 2A-2B and FIGS. 3A-3B. The first preferred embodiment of FIGS. 2A-2B is used to form a shallow trench having rounded top corners shaped with a first desired radius of curvature in a semiconductor substrate; while the second preferred embodiment of FIGS. 3A-3B is used to form a shallow trench having rounded top corners shaped with a second desired radius of curvature.

First Preferred Embodiment

Referring to FIG. 2A, in the first step of the first preferred embodiment of the method of the invention, a semiconductor substrate 200 is prepared. Over the substrate 200, a pad oxide layer 202, such as a layer of silicon dioxide, is formed. Further, a mask layer 204, such as a layer of silicon nitride, is formed over the pad oxide layer 202. A photolithographic and etching process is then performed on the substrate so as to remove selected portions of the mask layer 204 and pad oxide layer 202 to form an opening which exposes a selected surface area of the substrate 200. Through the opening, an etching process is performed on the substrate 200 until the exposed portion of the substrate 200 is etched away to a depth of about 400 .ANG. (angstroms). The removed portion of the substrate 200 thus forms a pre-trench 201 in the substrate 200.

Referring next to FIG. 2B, in the subsequent step, a thermal oxidation process is performed on the substrate so as to form a beak-like oxide layer (not shown) on the exposed surface area of the pre-trench 201 in the substrate 200. After this, the beak-like oxide layer (not shown) is removed by etching. The empty space which was previous occupied by the removed oxide layer forms a shallow trench 203 with round top corners 203a.

Through measurement, it is found that the radius of curvature of the round top corners 203a of the shallow trench 203 is about 0.0432 .mu.m. Compared to the prior art of FIGS. 1A-1B, this embodiment allows for a smaller radius of curvature.

Second Preferred Embodiment

Referring to FIG. 3A, in the first step of the second preferred embodiment of the method of the invention, a semiconductor substrate 300 is prepared. Over the substrate 300, a pad oxide layer 302, such as a layer of silicon dioxide, is formed. Further, a mask layer 304, such as a layer of silicon nitride, is formed over the pad oxide layer 302. A photolithographic and etching process is then performed on the substrate so as to remove selected portions of the mask layer 304 and pad oxide layer 302 to form an opening which exposes a selected surface area of the substrate 300. Through the opening, an etching process is performed on the substrate 300 until the exposed portion of the substrate 300 is etched away to a depth of about 800 .ANG. (angstroms). The removed portion of the substrate 300 thus forms a pre-trench 301 in the substrate 300.

Referring next to FIG. 3B, in the subsequent step, a thermal oxidation process is performed on the substrate so as to form a beak-like oxide layer (not shown) on the exposed surface area of the pre-trench 301 in the substrate 300. After this, the beak-like oxide layer (not shown) is removed by etching. The empty space which was previous occupied by the removed oxide layer forms a shallow trench 303 with round top corners 303a.

Through measurement, it is found that the radius of curvature of the round top corners 303a of the shallow trench 303 is about 0.0388 .mu.m, which is even smaller than that achieved by the previous embodiment of the method of the invention.

It can be learned from the foregoing two embodiments of the method of the invention that the radius of curvature of the top corners of the trench is decreased with the depth of the pre-trench in the substrate. Through experiments, the relationship between the radius of curvature and the depth of the pre-trench can be found and plotted in a graph, as for example illustrated in FIG. 4. It can be seen from the graph of FIG. 4 that the relationship between the radius of curvature and depth of the pre-trench is substantially linear. Accordingly, the radius of curvature of the top corners of the shallow trenches in the substrate can be controlled by adjusting the depth of the pre-trench in the substrate.

For a particular substrate, the linear relationship between radius of curvature and depth of the pre-trench can be pre-established by experimentation. After that, the radius of curvature of the top corners of the shallow trenches in that substrate can be controlled by adjusting the depth of the pre-trench in the substrate in accordance with the pre-established linear relationship.

The invention has been described using exemplary preferred embodiments. However, it is to be understood that the scope of the invention is not limited to the disclosed embodiments. On the contrary, it is intended to cover various modifications and similar arrangements. The scope of the claims, therefore, should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.

Claims

What is claimed is:

1. A method for forming a semiconductor substrate trench having a top corner shaped with a desired radius of curvature, comprising the steps of: (1) forming a pad oxide layer and a mask layer successively over the substrate; (2) removing selected portions of the pad oxide layer and the mask layer so as to expose a selected surface area of the substrate where the trench is to be formed; (3) removing an exposed portion of the substrate to form a pre-trench having a depth to extend below the pad oxide layer; (4) performing a thermal oxidation process on the substrate to form an oxide layer in the pre-trench in the substrate, the oxide layer extending laterally under the pad oxide layer; and (5) removing the oxide layer, the empty space left by the removed oxide layer serving as the trench having round top corners.

2. The method of claim 1, wherein the pad oxide layer is a layer of silicon dioxide.

3. The method of claim 1, wherein the mask layer is a layer of silicon nitride.

4. The method of claim 1, where in said step (3), the depth of the pre-trench is determined by a relationship between a radius of curvature in the round top corners and the depth of the pre-trench.

5. The method of claim 4, wherein the radius of curvature of the top corner of the trench decreases linearly with the depth of the pre-trench.

6. The method of claim 1, wherein in said step (3), the removal of the exposed portion of the substrate to the depth is performed by a dry etching process.

7. The method of claim 1, wherein in said step (5), the oxide layer is removed by etching.

Patent Citations (16)

Patent	Date	Inventor
US4391409	1983-07-01	Nakajima et al.
US4407851	1983-10-01	Kurosawa et al.
US4471525	1984-09-01	Sasaki
US4622096	1986-11-01	Dil et al.
US4693781	1987-09-01	Leung et al.
US4892614	1990-01-01	Chapman et al.
US4916086	1990-04-01	Takahashi et al.
US4923821	1990-05-01	Namose
US5130268	1992-07-01	Liou et al.
US5350491	1994-09-01	Fulford, Jr. et al.
US5578518	1996-11-01	Koike et al.
US5728621	1998-03-01	Zheng et al.
JPX58-135655	1983-08-01
JPX59-75667	1984-04-01
JPX63-241949	1988-10-01
JPX2-277253	1990-11-01

Non-Patent Literature (1)

Wolf, S., "Silicon Processing for the VLSI Era:vol. 2, Process Integration", Lattice Press, pp. 54-55, 1990.