Integrated Circuit Fabrication

This invention relates to integrated circuits and methods for their fabrication.

Those who manufacturer CMOS integrated circuits utilize designs in which both n.sup.+ and p.sup.+ polysilicon gates are contained within the same integrated circuits. Such designs are often termed "dual poly gates". Dual poly gates are often used in low power integrated circuits. The n.sup.+ polysilicon is normally doped with phosphorus and the p.sup.+ polysilicon is normally doped with boron.

Unfortunately, when an n.sup.+ gate contacts a p.sup.+ gate, counter doping may occur through, for example boron and phosphorus cross-diffusion and a region of poor conductivity may be created where the n.sup.+ and the p.sup.+ gates contact each other. Furthermore, threshold voltages may shift.

One solution to the above-described problem is to cover the n.sup.+ and p.sup.+ gates with a layer of refractory metal silicide, such as tungsten silicide. The conductive silicide helps to preserve conduction across the n.sup.+ /p.sup.+ gate boundary even if counter doping due to cross diffusion should occur. However, it has been found that phosphorus and especially boron dopant species may diffuse from doped polysilicon gates through overlying tungsten silicide, thereby exacerbating the problem which the presence of the tungsten silicide was designed to solve. This diffusion phenomenon is particularly apparent when the tungsten silicide has a polycrystalline form, because boron travels easily along the tungsten silicide grain boundaries.

Those concerned with the development of integrated circuits have continued to search for methods and structures to alleviate the above-described problems.

Illustratively, the present invention addresses the above concerns by forming an integrated circuit by forming a blanket layer of polysilicon overlying a substrate, the layer of polysilicon having an n.sup.+ portion and a p.sup.+ portion. A material layer is formed over the polysilicon; titanium nitride is formed over the material layer and a layer of refractory metal silicide is formed over the titanium nitride. The materials are patterned to form a gate stack.

FIGS. 1-3 are partial cross sectional views of a partially fabricated integrated circuit according to an illustrative embodiment of the present invention.

Turning to FIG. 1, reference numeral 11 denotes a substrate which may illustratively be silicon, doped silicon, epitaxial silicon, etc. Field oxide 13 may be formed according to methods known to those of skill in the art, illustratively the LOCOS or poly-buffered LOCOS methods. Reference numeral 15 denotes, illustratively a grown silicon dioxide which may have a thickness between 15 .ANG. and 50 .ANG.. Ultimately layer 15 will serve as gate dielectric. Other dielectrics may also be chosen, i.e. silicon oxynitride, etc. Reference numeral 17 denotes a blanket polysilicon layer which may be formed by methods known to those of skill in the art, illustratively, by low pressure chemical vapor deposition (LPCVD).

As can be appreciated from examination of FIG. 3, a portion 171 of layer 17 is doped n.sup.+ while another portion 172 of layer 17 is doped p.sup.+. Such doping is accomplished by methods known to those skilled in the art. Layer 17 is covered by layer 19. Layer 19 is illustratively titanium, although tungsten or tantalum may be employed. Layer 19 improves the sheet resistance of the later-defined gate and also provides a getter for boron. Layer 19 is formed illustratively by conventional physical or chemical vapor deposition techniques.

Layer 21 is illustratively titanium nitride. Titanium nitride forms a barrier to both boron and phosphorus diffusion thereby helping to alleviate the problem previously mentioned. Layer 21 is formed illustratively by physical or chemical vapor deposition techniques. Layer 23 is a refractory metal silicide, illustratively tungsten silicide which may be formed by methods known to those of skill in the art, such as physical or chemical vapor deposition. Reference numeral 25 denotes a patterned overlayer which may illustratively be photoresist, or photoresist covering a patterned hard mask oxide.

Turning to FIG. 2, the structure of FIG. 1 has been patterned using patterned overlayer 25 as a mask. FIG. 2 depicts gate 27 having a stacked structure comprised of polysilicon 17, layer 19 (which may be illustratively chosen from titanium, tungsten or tantalum), barrier layer 21 and refractory metal silicide 23. Further processing may include: definition of source and drain regions, illustratively by ion implantation; deposition of dielectric; opening of windows; forming of metal contacts; and creation of further levels of metal separated by dielectric.

As can be appreciated from a view of FIG. 3, the illustrated gate structure permits effective operation of adjacent n.sup.+ and p.sup.+ gates without undesirable diffusion through overlying silicide layers.