Initialization Circuit for a Semiconductor Memory Device

This application corresponds to Korean Patent Application No. 26181/1995 filed Aug. 23, 1995 in the name of Samsung Electronics Co., Ltd., which is herein incorporated by reference.

1. Field of the Invention

The present invention relates generally to initialization circuits for semiconductor memory devices and more particularly to initialization circuits which operate in response to an external control signal, thereby providing reliable initialization when conventional power supply reset circuits malfunction.

2. Description of the Related Art

As the density and capacity of semiconductor memory devices increases, their functional circuits become more complicated. Such devices require initialization circuits for resetting the various functional circuits within the chip. These initialization circuits are typically referred to as power on reset circuits and generate a reset signal in response to a power supply voltage VCC being applied to the chip. The typical power on reset circuit operates by sensing the level of the power supply voltage VCC and generating an initialization signal for a predetermined length of time when the power supply voltage reaches a predetermined level.

FIG. 1 is a schematic diagram of a prior art initialization circuit for a semiconductor memory device. The circuit includes a power supply voltage detector 12 for monitoring the state of the power supply voltage VCC and generating a power supply detection signal .phi.VCCH. A back bias voltage generator 14 monitors a back bias voltage VBB and outputs a back bias detection signal .phi.DETB. An initialization signal generator 16 generates an initialization signal .phi.INIT which is activated when the power supply detection signal .phi.VCCH is activated and is deactivated when the back bias detection signal .phi.DETB is activated. The initialization signal generator 16 includes a flip-flop comprised of NAND gates 20 and 22 which are cross coupled. The output terminal of NAND gate 20 is set to a logic high-level by the power supply detection signal and reset to a logic low-level by the back bias detection signal.

FIG. 2 is a timing diagram showing waveforms at various points in the circuit of FIG. 1. When the power supply voltage VCC is first applied to the chip, the power supply voltage detector 12 monitors the voltage level of the power supply VCC which gradually increases from 0 volts to an operating voltage level, e.g. 3 volts. The power supply voltage detector 12 activates the power supply detection signal .phi.VCCH when the power supply voltage reaches its operating level. The signal .phi.VCCH is then deactivated by switching to the logic low-level after a predetermined period of time. The power supply detection signal .phi.VCCH is then applied to the input terminal of an inverter 18 which sets the flip-flop, thereby activating the initialization signal .phi.INIT through inverters 24 and 26. The initialization signal .phi.INIT is maintained in its active high state until the back bias detection signal .phi.DETB is activated by the back bias voltage generator 14, thereby resetting the flip-flop.

The back bias voltage generator 14 operates from the power supply VCC and generates a negative voltage -V after the input power supply voltage VCC is stabilized at its operational level, e.g., about 3 volts. When the negative voltage -V is stabilized, e.g., at approximately -3 volts, the back bias generator 14 generates the back bias detection signal .phi.DETB by driving it to its active low-level, thereby resetting the flip-flop in the initialization generator 16.

A problem with the initialization circuit of FIG. 1 is that it may malfunction if the power supply voltage VCC is unstable input. For example, the rise time of the power supply voltage VCC is typically about 200 microseconds. However, if the power supply voltage level rises very slowly, e.g., over the course of several milliseconds, the power supply voltage detector 12 of FIG. 1 may malfunction, thereby generating an abnormal power supply detection signal .phi.VCCH. Thus, the initialization signal .phi.INIT may be extremely short or may not be generated at all, thereby failing to initialize the circuits within the chip.

It is therefor an object of the invention to reliably initialize a semiconductor memory device when a power-up reset circuit malfunctions.

A further object of the invention is to initialize a semiconductor memory device in response to external logic signals.

On aspect of the present invention is an initialization circuit for a semiconductor memory device comprising: an initialization signal generator that generates an initialization signal responsive to a plurality of control signals being activated in a predetermined sequence, the initialization signal generator including: a plurality of input terminals for receiving the plurality of control signals, an output terminal for transmitting the initialization signal, and a control clock generator coupled to the plurality of input terminals, the control clock generator generating a control clock signal responsive to the control signals.

Another aspect of the present invention is an initialization circuit for a semiconductor memory device comprising: a first initialization signal generator that generates a first initialization signal responsive to a sequence of control signals; a second initialization signal generator that generates a second initialization signal responsive to a power supply start-up; and a transfer unit coupled to the first and second initialization signal generators, the transfer unit generating a reset signal responsive to the first and second initialization signals.

A further aspect of the present invention is a method for initializing a circuit in a semiconductor memory device comprising: generating a sequence of control signals; activating a first initialization signal responsive to the sequence of control signals; and initializing the circuit responsive to activating the first initialization signal. The method further includes: activating a second initialization signal responsive to a power supply start-up; activating a reset signal responsive to either the second initialization signal or the first initialization signal; and initializing the circuit responsive to the reset signal.

The foregoing and other objects, features and advantages of the invention will become more readily apparent from the following detailed description of a preferred embodiment of the invention which proceeds with reference to the accompanying drawings.

FIG. 1 is a schematic diagram of a prior art initialization circuit for a semiconductor memory device.

FIG. 2 is a timing diagram showing waveforms of signals at various points within the circuit of FIG. 1.

FIG. 3 is a schematic diagram of an embodiment of an initialization circuit in accordance with the present invention.

FIG. 4 is a timing diagram showing waveforms of signals at various points within the circuit of FIG. 3.

Referring to FIG. 3, an embodiment of an initialization circuit for a semiconductor memory device in accordance with the present invention includes a first initialization signal generator 46, a second initialization signal generator 16 and a transfer unit 56. The first initialization signal generator generates a first initialization signal .phi.SET in response to a sequence of reset control signals DSF, RASB, and CASB. The second initialization signal generator 16 is essentially the same as the circuit of FIG. 1 and generates a second initialization signal .phi.INIT in response to the power-up of a power supply VCC. The transfer unit 56 generates a reset signal .phi.RST for resetting a circuit within the memory device responsive to the first and second initialization signals.

In operation, the transfer unit 56 activates the reset signal .phi.RST in response to the activation of either the first or second initialization signals .phi.SET or .phi.INIT. If the second initialization signal .phi.INIT is activated, it is latched by the transfer unit 56 and the reset signal .phi.RST remains active until the first initialization signal generator 46 resets the latch by deactivating the first initialization signal .phi.SET by driving it to a low logic level. Thus, the reset signal .phi.RST is activated in response to either the power supply power-up or the reset information. Therefore, if the power-up reset circuit malfunctions, the circuitry will still be properly initialized by the first initialization signal .phi.SET.

More detailed consideration will now be given to the structure of the circuit of FIG. 3. The first initialization signal generator 46 includes a first input buffer 30 which is connected to a first input terminal for receiving a first control signal CASB. Buffer 30 generates a column address clock signal .phi.C in response to CASB. A second input buffer 28 is connected to a second input terminal to receive a second control signal RASB. Buffer 28 generates a row address clock signal .phi.R in response to RASB. The first control signal CASB is typically a column address strobe signal, and the second control signal RASB is typically a row address strobe signal. A third input buffer 32 is connected to a third input terminal and receives a mode selection signal DSF for generating a mode selection clock signal .phi.DSF. Input buffer 32 is also connected to a delay clock signal .phi.MSH which is generated by delaying the row address clock signal .phi.R. The delay clock signal .phi.MSH is used to latch the mode selection clock signal .phi.R.

A control clock generator comprises NAND gates 34 and 36 and generates a control clock signal .phi.CTL responsive to .phi.R and .phi.C. The first NAND gate includes a first input terminal connected to an output terminal of input buffer 28, a second input terminal connected to the output terminal of NAND gate 36, and an output terminal which forms the output terminal of the control clock generator for transmitting the control clock signal .phi.CTL. The second NAND gate 36 includes a first input terminal connected to an output terminal of buffer 30, and a second input terminal connected to the output terminal of NAND gate 34. A third NAND gate 38 has a first input terminal connected to the output terminal of buffer 28, a second input terminal connected to the output terminal of NAND gate 34, and an output terminal for generating a second control clock signal .phi.CR in response to the signals .phi.R and .phi.CTL. A two input NOR gate 40 has a first input terminal connected to the output terminal of NAND gate 38, a second input terminal connected to an output terminal of buffer 32 through an inverter 33, and an output terminal for generating the first initialization signal .phi.SET. A transmission gate 42 is connected between the output terminal of NOR gate 40 and an output terminal of the first initialization signal generator 46. The transfer gate 42 is driven by a delay clock signal .phi.MSH which is connected directly to the non-inverting control terminal of transmission gate 42 and which is also connected to the inverting control terminal through an inverter 44.

The transfer unit 56 includes a two input NOR gate 50 having a first input terminal connected to the output terminal of the first initialization signal generator 46, a second input terminal connected to an output terminal of second initialization signal generator 16, and an output terminal which is connected back to its first input terminal through an inverter 52. An inverter 54 has an input terminal connected to the output terminal of NOR gate 50 and an output terminal which forms the output terminal of the transfer unit 56 for sending the reset signal .phi.RST to a circuit to be initialized within the chip.

More detailed consideration will now be given to the operation of the embodiment of the present invention shown in FIG. 3. When the power supply VCC is first powered-up, the second initialization signal generator 16 activates the second initialization signal .phi.INIT as shown in FIG. 2, thus driving the second input terminal of NOR gate 50 to a high-logic level. At this time, the first input terminal of NOR gate 50 which receives the signal .phi.SET is at a low logic level. The transfer unit 56 activates the reset signal .phi.RST in response to the second initialization signal .phi.INIT and latches the second initialization signal. Thus, all circuits within the chip which are connected to the output terminal of transfer unit 56 is held in the initialized state.

In the meantime, if the reset signals DSF, RASB and CASB generate a predetermined bit pattern in the proper sequence, the first initialization signal generator activates the first initialization signal .phi.SET. For this to occur, the reset control signals DSF, RASB, and CASB must be activated in the CBR (CAS before RAS) mode. The mode selection clock signal .phi.DSF is first activated, i.e., driven to a high-logic level. The mode selection clock signal .phi.DSF is latchated in the high state by the delay clock signal .phi.MSH which is generated by delaying the the row address clock signal .phi.R. If the first control signal CASB is then activated by being driven to a low logic state, the control clock signal .phi.CTL is driven to the active high logic level. Then, if the second control signal RASB is driven to the active low logic level, the signal .phi.R activates the second control clock signal .phi.CR through NAND gate 38. NOR gate 40 then combines the signals .phi.CR and .phi.DSF to generate the first initialization signal .phi.SET at the output terminal of NOR gate 40. Transmission gate 42 then transmits the signal .phi.SET from NOR gate 40 to the input terminal of NOR gate 50 in response to the activation of the delay signal .phi.MSH.

The transfer unit 56 combines the first initialization signal .phi.SET and the second initialization signal .phi.INIT and activates the reset signal .phi.RST by driving it to a high logic level, thereby initializing the circuits within the chip. The reset signal .phi.RST remains at the logic high-level until the first control signal CASB is deactivated and driven to the logic high-level. When the signal CASB switches to the high-level, the column address clock .phi.C switches to a logic low-level, thereby driving the control clock .phi.CTL to the low-logic level. Therefore, if signal CASB switches to the high logic level while the second control signal RASB is in the active low state, the first initialization signal .phi.SET is deactivated, which in turn, deactivates the reset signal .phi.RST.

As explained above, an initialization circuit according to the present invention generates a reset signal in response to either a power supply power-up or a sequence of reset signals. Thus, the present invention can properly reset circuits in the chip even when the power-up reset circuit malfunctions.

In the embodiment of FIG. 3, the first and second initialization signals are supplied to individual circuits via one transfer unit. However, the improved reset operation of the present invention can also be obtained with an embodiment, which independently couples the two initialization signals to the various circuits to be reset.

Having described and illustrated the principals of the invention in a preferred embodiment thereof, it should be apparent that the invention can be modified in arrangement and detail without departing from such principals. We claim all modifications and variations coming within the spirit and scope of the following claims.