US 5,656,957 AGrant
Comparator Circuit With Hysteresis
Issue Date:1997-08-12
•20 Claims
•3 Drawing Sheets
Abstract
A comparator with hysteresis which has a bias current circuit, a differential input stage, and an output stage is disclosed. The differential input stage uses a parallel transistor and an enabling transistor connected in parallel to one of the differential pair transistors to create hysteresis. The parallel transistor and enabling transistor are used to generated an effective offset voltage which must be overcome for the comparator to switch states.
Metadata
Assignee
- SGS-Thomson Microelectronics, Inc.
Inventors
- C. Allen Marlow
- Eric J. Danstrom
Application Information
Application Number:US 5450373
Filing Date:1995-10-19
Priority Date:1995-10-19
Art Unit:254
Classifications
IPC:
H03K 522H03K 3037
Field of Search:
32765-68;74;77-81;87;89;142;205;206
Patent Drawings (3 sheets)
Description
Background of the Invention
1. Field of the Invention
This invention relates to electronic circuits used as comparators, and more specifically to electronic circuits used as comparators with built-in hysteresis.
2. Description of the Relevant Art
The problem addressed by this invention is encountered in electronic circuits used to compare a first voltage to a second voltage. Commercially available comparators, such as an LM2904 are readily available and are often used to compare voltages. The LM2904 is designed for low hysteresis and low offset. However, it may be desirable in some applications to have hysteresis, such as in a reset circuit. FIG. 1 shows a prior art comparator, such as the LM2904, configured to have hysteresis as is known in the prior art. More specifically, FIG. 1 shows comparator 10 having a non-inverting input 4, an inverting input 12, and an output 8. Resistor 6 and resistor 3 add hysteresis to circuit, as is known in the art. Typical resistor values for this configuration are 10 kilo-ohm for resistor 3 and 1 mega-ohm for resistor 6. In fact, a problem with this circuit is that large resistor values are required and/or the circuit has an undesirable low gain.
FIG. 2 shows a prior art comparator circuit 16. This circuit includes a bias circuit 18, a differential input stage 20, and a hysteresis circuit 22. The bias circuit includes current source 24 connected in series with NPN bipolar transistor 26 and resistor 28. In operation, current is generated by current source 24 to forward bias transistor 26. This creates a bias voltage which is used by the transistors in the differential input stage 20 and by transistor 48 of the comparator 16.
The differential stage includes PNP transistors 30, 36, 40 and 44, NPN transistors 32 and 46, resistors 38 and 42, and current source 34. In operation, the base of transistor 36 is the non-inverting input of comparator 16 and the base of transistor 40 is the inverting input. When the base of transistor 36 is at a higher voltage than the base of transistor 40, transistor 40 turns on and conducts the current supplied by current source 34 while transistor 36 is off. Consequently, the transistor 46 is turned off which allows transistor 44 to drive the voltage on V.sub.out high. Conversely, if the base of transistor 36 is lower than the base of transistor 40, then transistor 36 is on and transistor 40 is off. This condition drives the emitter of transistor 46 low which turns transistor 46 on. Since transistor 46 is on, V.sub.out is driven to a low voltage.
The hysteresis circuit 22 includes PNP transistor 48 and resistor 50. In operation, transistor 48 turns on when the V.sup.- input of the comparator is at a sufficiently low value to turn on transistors 40 and 48. With transistor 48 on, a voltage drop is developed across resistor 50. Therefore, the additional voltage drop is the hysteresis which must be overcome to switch the comparator when the voltage on the V.sup.- input rises.
The problem with the prior art circuit in FIG. 2 is that the circuit requires resistors 38 and 42 to be relatively low resistance so that the circuit can have sufficient dynamic range without the transistors in the differential stage operating in saturation. Consequently, the circuit in FIG. 2 suffers from low gain.
FIG. 3 shows a circuit which is very similar to FIG. 2 and differs only in how the hysteresis in the circuit is achieved. FIG. 2A shows a bias current circuit comprising transistor M18, Q29, and resistor R40. The differential input stage comprises transistors Q0, Q1, Q2, Q3, Q4, and Q5. The output stage comprises M15 and M19. M13 , M14, M15, M16, and M51 are current sources for the circuit. The base of Q3 is the inverting input and the base of Q0 is the non-inverting input of the differential stage. Resistors R26, R29, and R36 form a voltage divider to set up the voltage reference for the inverting input and to form the hysteresis circuit.
In operation, the output of the circuit, opoff, switches when the input, drain, rises to the threshold voltage of the circuit. At that point, Q0 and Q1 turn off while transistors Q3 and Q2 turn on. With Q3 on, M36 and M19 are turned on thereby activating the hysteresis circuit and pulling the output to a low voltage, respectively. The hysteresis circuit is activated by transistor M36 effectively shorting resistor R30 which effectively changes the voltage reference on the inverting input. The problem with this circuit is that current is always flowing in through the voltage divider network. Additionally the resistor R36 reference voltage tends to vary.
FIG. 4 shows another prior art circuit for generating hysteresis in a comparator. In this example, resistor 50 and bipolar transistor 52 set up a bias voltage which is used by transistors 54 and 56 to generate bias currents for the differential pair. Transistors 64 and 70 form the differential pair of this comparator. The hysteresis for this circuit is generated by turning on or off transistor 56 with transistor 72 and by running the emitter current of transistor 70 through resistor 68. When the voltage at the base of transistor 64 is sufficiently higher than the voltage on the base of transistor 70, transistor 62, transistor 64 and transistor 66 are turned on and transistor 70 is turned off. Since transistor 70 is off and transistor 66 is on, the output voltage is high and transistor 72 is turned off. Therefore, transistor 56 is turned on and the current through the collector of transistor 64 is equal to the current flowing through transistors 54 and 56.
The comparator will switch states when the base voltage of transistor 70 is large enough to induce a current through transistor 70 which is equal to the current through transistor 64. Since the current requirement for the transition has now increased because transistor 56 is now on, whereas before it was turned off, the hysteresis is generated by the extra current through transistor 56 and the voltage drop across resistor 68. In other words, the hysteresis is generated by the tail currents of transistor 70.
Summary of the Invention
Therefore, it is an object of the invention to provide a comparator which has high gain and easily designed hysteresis.
These and other objects, advantages, and features will be apparent to those skilled in the art from the following detailed description of the invention, when read in conjunction with the accompanying drawings and appended claims.
The invention can be summarized as a comparator with hysteresis which has a bias current circuit, a differential input stage, and an output stage. The differential input stage uses a parallel transistor and an enabling transistor connected in parallel to one of the differential pair transistors to create hysteresis. The parallel transistor and enabling transistor are used to generated a effective offset voltage which must be overcome for the comparator to switch states.
Brief Description of the Drawing
FIG. 1 is a block diagram of a comparator with hysteresis as known in the prior art.
FIG. 2 is a schematic drawing of a comparator with internal hysteresis as known in the prior art.
FIG. 3 is a schematic drawing of a second comparator with internal hysteresis as known in the prior art.
FIG. 4 is schematic drawing of a third comparator with internal hysteresis as known in the prior art.
FIG. 5 is a schematic drawing of comparator with hysteresis as disclosed in an embodiment of the invention.
Detailed Description of an Embodiment of the Invention
A comparator with hysteresis according to the embodiment in FIG. 5 will now be described. The comparator circuit is constructed from essentially three functional blocks: a bias current circuit, a differential input stage, and an output stage.
The bias current circuit is constructed by connecting the source of P-channel MOSFET transistor MP1 to a voltage source, Vcc. The gate and drain of transistor MP1 are connected to the source of P-channel MOSFET transistor MP1B and to the gates of P-channel MOSFET transistors MP2 and MP5. The gate and drain of transistor MP1B are connected to ground. The sources of transistors MP2 and MP5 are connected to Vcc. Therefore, bias currents are generated at the drains of transistors MP2 and MP5 for the use of the differential input stage and the output stage, respectively.
The differential input stage is constructed by connecting the sources of P-channel MOSFET transistors MINP, MINP2, MINN, and MINN2 to the drain of transistor MP2. The gate of transistor MINP is the noninverting input (INP) of the comparator and the gate of transistor MINN is the inverting input (INN) of the comparator. Transistors MINP and MINN form the differential pair of the comparator. The drain of transistor MINP2 is connected to the drain of N-channel transistor MINP3. The source of MINP3 is connected to the drains of transistors MINP and MN3. The gate of transistor MINP3 is connected to the drain of N-channel transistor MN5. The drain of N-channel transistor MINN3 is connected to the drain of transistor MINN2. The source of transistor MINN3 is connected to the drains of transistors MINN and MN4 and to the gate of MN5 and forms the output of the differential stage. The drain and gate of transistor MN3 are connected to the gate of transistor MN4. The sources of transistors MN3 and MN4 are connected to ground.
The output stage is constructed by connecting the gate of transistor MN5 to the output of the differential stage. The drain of transistor MN5 is connected to the drain of transistor MP5, to the gate of transistor EN3, and to the gates of transistors MP6 and MN6. Transistors MP6 and MN6 are connected to form an inverter, the output of which is the output of the output stage and, thus, the output of the comparator. The source of P-channel transistor MP6 is connected to Vcc. The source of N-channel transistor MN6 is connected to ground. The output of the inverter is connected to the gate of MINN3.
In operation, transistor MP2 supplies a bias current to the differential pair, which is shown as transistor MINP and transistor MINN. Although this differential pair is shown as just two P-channel transistors, it is well known in the art that differential pairs can be constructed with bipolar transistors as well as N-channel MOSFETs without departing from the spirit of the invention. When the input voltage INP on the gates of transistor MINP and MINP2 is much smaller than the input voltage INN, the bias current flows through transistor MINP which turns on transistor MN3 and MN4, which turns off transistor MN5. Thus, the input to the inverter formed by transistors MP6 and MN6 are driven high by the bias current generated by transistor MP5. Thus, the output of the comparator is at a low voltage state. Additionally, transistor MINN3 is off and MINP3 is on.
The comparator switches states when the INN voltage is sufficiently low relative to the INP voltage. This occurs qualitatively when the current flowing through MINN exceeds the current through MINP+MINP3. At that point, transistor MINN turns on while transistors MINP+MINP2 turn off, which turns transistors MN3 and MN4 off and MN5 on. Transistor MN5 then discharges the gates of transistors MP6 and MN6 which drives the output of the comparator high.
Since the gate of transistor MINP3 is connected to the input of the inverter and the gate of transistor MINN3 is connected to the output of the inverter, transistor MINN3 starts conducting while transistor MINP3 stops conducting. Qualitatively, the hysteresis is caused by the effective change in input offset voltage caused by adding another device in parallel in the inverting half of the differential pair after the comparator has switched states, MINN2 in this case.
Conversely, the comparator will switch states back when the voltage INN is sufficiently high enough, relative to the voltage INP so that the current flowing through transistor MINP exceeds the current of MINN+MINN2. At that point, transistors MINN and MINN2 stop conducting and transistor MINP turns on transistors MN3 and MN4 which turns off transistor MN5. Thus, the input to the inverter is driven high and the output is driven low. Then, the hysteresis is changed since MINN3 is turned off and MINP3 is turned on.
The hysteresis is controlled by controlling the mismatch in area in the differential pair which is controlled by either transistor MINP3 or transistor MINN3. Thus, this circuit provides the advantages of having a high gain and an easily designed hysteresis.
Although the invention has been described and illustrated with a certain degree of particularity, it is understood that the present disclosure has been made only by way of example, and that numerous changes in the combination and arrangement of parts can be resorted to by those skilled in the art without departing from the spirit and scope of the invention, as hereinafter claimed.
Claims
We claim:
1. A comparator circuit comprising a bias current circuit, a differential input stage, and an output stage wherein the differential input stage further comprises: a first transistor having a conductive path between the bias current circuit and a voltage reference and having a control element for receiving a first input voltage; a second transistor having a conductive path between the bias current circuit and the voltage reference and having a control element for receiving a second input voltage; a first parallel transistor coupled in parallel to the first transistor and having a control element coupled to the control element of the first transistor; and a first enable transistor having a current path in series with the first parallel transistor and having a control element coupled to the output stage for enabling current to flow in parallel with the first transistor responsive to the output stage.
2. A comparator circuit comprising a bias current circuit, a differential input stage, and an output stage wherein the differential input stage further comprises: a first transistor having a conductive path between the bias current circuit and a voltage reference and having a control element for receiving a first input voltage; a second transistor having a conductive path between the bias current circuit and the voltage reference and having a control element for receiving a second input voltage; a first parallel transistor coupled in parallel to the first transistor and having a control element coupled to the control element of the first transistor; a first enable transistor having a current path in series with the first parallel transistor and having a control element coupled to the output stage for enabling current to flow in parallel with the first transistor responsive to the output stage; a second parallel transistor coupled in parallel to the second transistor and having a control element coupled to the control element of the second transistor; and a second enable transistor having a current path in series with the second parallel transistor and having a control element coupled to the output stage for enabling current to flow in parallel with the second transistor responsive to the output stage.
3. The comparator of claim 1 wherein the first transistor and the first parallel transistor are MOSFET transistors.
4. The comparator of claim 2 wherein the first transistor and the first parallel transistor are P-channel MOSFET transistors.
5. A comparator circuit comprising a bias current circuit, a differential input stage, and an output stage wherein the differential input stage further comprises: a first transistor having a conductive path between the bias current circuit and a voltage reference and having a control element for receiving a first input voltage; a second transistor having a conductive path between the bias current circuit and the voltage reference and having a control element for receiving a second input voltage; a means for conducting current in parallel to the first transistor when the output of the comparator is at a high voltage level.
6. The comparator of claim 5 wherein the means for conducting current in parallel comprises: a first parallel transistor coupled in parallel to the first transistor and having a control element coupled to the control element of the first transistor; a first enable transistor having a current path in series with the first parallel transistor and having a control element coupled to the output stage.
7. A comparator circuit comprising a bias current circuit, a differential input stage, and an output stage wherein the differential input stage further comprises: a first transistor having a conductive path between the bias current circuit and a voltage reference and having a control element for receiving a first input voltage; a second transistor having a conductive path between the bias current circuit and the voltage reference and having a control element for receiving a second input voltage; a means for conducting current in parallel to the first transistor when the output of the comparator is at a high voltage level, said means further comprising: a first parallel transistor coupled in parallel to the first transistor and having a control element coupled to the control element of the first transistor; a first enable transistor having a current path in series with the first parallel transistor and having a control element coupled to the output stage; a second parallel transistor coupled in parallel to the second transistor and having a control element coupled to the control element of the second transistor; and a second enable transistor having a current path in series with the second parallel transistor and having a control element coupled to the output stage.
8. The comparator of claim 6 wherein the first transistor and the first parallel transistor are MOSFET transistors.
9. The comparator of claim 8 wherein the first transistor and the first parallel transistor are P-channel MOSFET transistors.
10. A comparator circuit comprising a bias current circuit, a differential input stage, and an output stage wherein the differential input stage further comprises: a first transistor having a source coupled to a bias current circuit, having a drain coupled to a voltage reference, and having a gate for receiving a first input voltage; a second transistor having a source coupled to the bias current circuit, having a drain coupled to the voltage reference, and having a gate for receiving a second input voltage; a first parallel transistor having a source coupled to the source of the first transistor and having a gate coupled to the gate of the first transistor; and a first enable transistor having a drain coupled to the drain of the first parallel transistor, having a source coupled to the drain of the first transistor, and having a gate coupled to the output stage.
11. A comparator circuit comprising a bias current circuit, a differential input stage, and an output stage wherein the differential input stage further comprises: a first transistor having a source coupled to a bias current circuit, having a drain coupled to a voltage reference, and having a gate for receiving a first input voltage; a second transistor having a source coupled to the bias current circuit, having a drain coupled to the voltage reference, and having a gate for receiving a second input voltage; a first parallel transistor having a source coupled to the source of the first transistor and having a gate coupled to the gate of the first transistor; a first enable transistor having a drain coupled to the drain of the first parallel transistor, having a source coupled to the drain of the first transistor, and having a gate coupled to the output stage; a second parallel transistor coupled in parallel to the second transistor and having a control element coupled to the gate of the second transistor; and a second enable element having a current path in series with the second parallel transistor and having a gate coupled to the output stage.
12. The comparator of claim 10 wherein the first transistor and the first parallel transistor are MOSFET transistors.
13. The comparator of claim 12 wherein the first transistor and the first parallel transistor are P-channel MOSFET transistors.
14. A method for generating hysteresis in a comparator comprising the steps of: enabling a first current path which is in parallel to a first transistor of a differential pair only when an output of the comparator is at a high voltage; and enabling a second current path which is in parallel to a second transistor of the differential pair only when the output of the comparator is at a low voltage.
15. The method of claim 14 wherein the step of enabling a first current path is performed using a MOSFET transistor.
16. The method of claim 15 wherein the MOSFET transistor is a N-channel transistor.
17. A reset circuit which includes a comparator circuit comprising a bias current circuit, a differential input stage, and an output stage; wherein the differential input stage further comprises: a first transistor having a conductive path between the bias current circuit and a voltage reference and having a control element for receiving a first input voltage; a second transistor having a conductive path between the bias current circuit and the voltage reference and having a control element for receiving a second input voltage; a first parallel transistor coupled in parallel to the first transistor and having a control element coupled to the control element of the first transistor; and a first enable element having a current path in series with the first parallel transistor and having a control element coupled to the output stage.
18. A reset circuit which includes a comparator circuit comprising a bias current circuit, a differential input stage, and an output stage; wherein the differential input stage further comprises: a first transistor having a conductive path between the bias current circuit and a voltage reference and having a control element for receiving a first input voltage; a second transistor having a conductive path between the bias current circuit and the voltage reference and having a control element for receiving a second input voltage; a first parallel transistor coupled in parallel to the first transistor and having a control element coupled to the control element of the first transistor; a first enable element having a current path in series with the first parallel transistor and having a control element coupled to the output stage; a second parallel transistor coupled in parallel to the second transistor and having a control element coupled to the control element of the second transistor; a second enable element having a current path in series with the second parallel transistor and having a control element coupled to the output stage.
19. The comparator of claim 17 wherein the first transistor and the first parallel transistor are MOSFET transistors.
20. The comparator of claim 18 wherein the first transistor and the first parallel transistor are P-channel MOSFET transistors.
Patent Citations (19)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US4324990 | 1982-04-01 | Gay | |
| US4339674 | 1982-07-01 | Hashimoto | |
| US4535294 | 1985-08-01 | Ericksen et al. | |
| US4694198 | 1987-09-01 | Umeki | |
| US4806791 | 1989-02-01 | Mizuide | |
| US4874969 | 1989-10-01 | Meadows | |
| US4972517 | 1990-11-01 | Kondou et al. | |
| US5140187 | 1992-08-01 | Schwob | |
| US5162671 | 1992-11-01 | Ishihara | |
| US5177376 | 1993-01-01 | Wellnitz et al. | |
| US5182471 | 1993-01-01 | Yoshida | |
| US5223743 | 1993-06-01 | Nakagawara | |
| US5264740 | 1993-11-01 | Wright | |
| US5274275 | 1993-12-01 | Colles | |
| US5289054 | 1994-02-01 | Lucas | |
| US5334883 | 1994-08-01 | Rosenthal | |
| US5369319 | 1994-11-01 | Good et al. | |
| JPX54-057943 | 1979-05-01 | ||
| JPX62-136913 | 1987-06-01 |