US 5,644,753 AGrant
Fast, Dual Ported Cache Controller for Data Processors in a Packet Switched Cache Coherent Multiprocessor System
Issue Date:1997-07-01
•7 Claims
•13 Drawing Sheets
Abstract
A multiprocessor computer system has data processors and a main memory coupled to a system controller. Each data processor has a cache memory. Each cache memory has a cache controller with two ports for receiving access requests. A first port receives access requests from the associated data processor and a second port receives access requests from the system controller. All cache memory access requests include an address value; access requests from the system controller also include a mode flag. A comparator in the cache controller processes the address value in each access request and generates a hit/miss signal indicating whether the data block corresponding to the address value is stored in the cache memory. The cache controller has two modes of operation, including a first standard mode of operation in which read/write access to the cache memory is preceded by generation of the hit/miss signal by the comparator, and a second accelerated mode of operation in which read/write access to the cache memory is initiated without waiting for the comparator to process the access request's address value. The first mode of operation is used for all access requests by the data processor and for system controller access requests when the mode flag has a first value. The second mode of operation is used for the system controller access requests when the mode flag has a second value distinct from the first value.
Metadata
Assignee
- Sun Microsystems, Inc.
Inventors
- Zahir Ebrahim
- Kevin Normoyle
- Satyanarayana Nishtala
- William C. Van Loo
Application Information
Application Number:US 7149654
Filing Date:1996-09-17
Priority Date:1995-03-31
Art Unit:238
Classifications
IPC:
G06F 1300
Field of Search:
395427;445;458;468;473
Patent Drawings (13 sheets)
Description
The present invention relates generally to multiprocessor computer systems in which the processors share memory resources, and particularly to a multiprocessor computer system that minimizes cache interference due to cache coherence transactions by providing cache controllers for each data processor that perform a normal cache line lookup in a first mode of operation, and that access a specified cache line without full address parsing in a second mode of operation.
BACKGROUND OF THE INVENTION
The need to maintain "cache coherence" in multiprocessor systems is well known. Maintaining "cache coherence" means, at a minimum, that whenever data is written into a specified location in a shared address space by one processor, the caches for any other processors which store data for the same address location are either invalidated, or updated with the new data.
There are two primary system architectures used for maintaining cache coherence. One, herein called the cache snoop architecture, requires that each data processor's cache include logic for monitoring a shared address bus and various control lines so as to detect when data in shared memory is being overwritten with new data, determining whether it's data processor's cache contains an entry for the same memory location, and updating its cache contents and/or the corresponding cache tag when data stored in the cache is invalidated by another processor. Thus, in the cache snoop architecture, every data processor is responsible for maintaining its own cache in a state that is consistent with the state of the other caches.
In a second cache coherence architecture, herein called the memory directory architecture, main memory includes a set of status bits for every block of data that indicate which data processors, if any, have the data block stored in cache. The main memory's status bits may store additional information, such as which processor is considered to be the "owner" of the data block if the cache coherence architecture requires storage of such information.
In the present invention, a System Controller maintains cache coherence among the cache memories for a set of data processors by maintaining a set of duplicate cache tags and using those duplicate cache tags to determine which cache memories store data corresponding to each memory transaction performed by each of the data processors. The System Controller determines when the contents of a cache line in a cache memory must be invalidated, and when a cache line in a cache memory is to be source of data for a datum requested by another data processor. The duplicate cache tag architecture removes the bus snooping burden from the data processors without incurring the delays associated with the memory directory architecture.
Referring to FIG. 11, there is shown a simplified block diagram of a standard, prior art cache memory device 400 coupled to a data processor 402. The cache memory includes a cache line array 404 and a cache tag array 406. The cache line array 404 includes 2.sup.CS cache lines 410, where CS is the number of address bits needed to uniquely identify a cache line 410. Each cache line 410 stores one data block of a fixed size, such as 64 bytes. The cache tag array 406 includes 2.sup.CS cache tags 412.
Cache logic 414 controls the operation of the cache memory 400. A comparator circuit 416 compares a portion of the address specified in a cache memory request with the address tag stored in a selected cache tag 412, and also checks the cache state value stored in the selected cache tag to determine whether the address tag is valid.
State update logic 418 is a circuit for updating the address and cache state information stored in the cache tag 412 selected by the address specified in a cache memory request. Cache Line Access/Update Logic 420 is a circuit for reading and writing data from and to the cache line 410 selected by the address specified in a cache memory request.
A "cache miss" is defined as the failure to locate a specified data block in a cache memory. When a cache memory request specifies an address for a data block that is not stored in the cache memory, a cache miss is said to have occurred.
A "cache hit" is defined successfully locating a specified data block in a cache memory. When a cache memory request specified an address for a data block that is stored in the cache memory, the memory request will be handled by the cache memory and a cache hit is said to have occurred.
Since the present invention involves a system and method for speeding cache memory operations by a clock cycle or two when a cache hit occurs, FIG. 11 does not show the circuitry for responding to cache misses by forwarding the memory access request to another memory device, such as a large cache memory or the system's main memory.
A cache memory access operation in a standard prior art cache memory 400 such as the one shown in FIG. 11 begins as follows, regardless of whether it is a read or a write operation. An address value and a command signal are presented to the cache memory 400 by a data processor 402 or other device. The address value contains a sequence of address bits which for purposes of this explanation are divided into three groups, {A}, {B} and {C}. The full address value presented to the cache memory is written {A B C} where {A} represents the most significant address bits, {B} represents a set of middle address bits and {C} represents a set of least significant address bits.
For example, consider a system using a 41 bit address value PA<40:0>, where PA stands for "physical address," and where each unique address value identifies a distinct byte in the system's main memory. If that system includes a data processor having a cache memory 400 with a 64 byte cache line size, and a 512K byte cache memory size, {A} represents the 21 most significant address bits PA<40:19>, {B} represents the 13 middle address bits PA<18:6> and {C} represents the 6 least significant address bits PA<5:0>.
The cache memory 400 in this example has 2.sup.13 cache lines 410 and 2.sup.13 corresponding cache tags 412. Each cache tag 412 stores a cache line state value, and an address tag. The cache line state value indicates whether the corresponding cache line stores valid data and whether the data block stored in the corresponding cache line 410 is exclusively stored by this cache memory or is shared with at least one other cache memory. The cache state value also indicates whether the corresponding cache line stores modified data that will need to be written back to main memory when the data block stored in the cache line 410 is displaced from the cache memory. The address tag in the cache tag 412 stores the {A} address bits PA<40:19> that uniquely identify, along with the cache tag's position in the cache tag array 406 the data block's home base location in main memory.
In a normal cache memory, each cache memory operation begins with the {B} address bits being used to select and access a corresponding one of 2.sup.B cache tags in the cache tag array, and to also address the corresponding cache line 410 in the cache line array. A comparator circuit compares the address tag in the accessed cache tag with the {A} address bits and also compares the cache line state value with a predefined "invalid" cache state value. If the address tag matches the {A} address bits and cache state value is not invalid, then a cache hit has occurred. A cache hit/miss signal is transmitted to the State Update Logic 418 and the Cache Line Access/Update Logic 420 so that those circuits can process the pending cache memory request accordingly.
For instance, for a read request (also known as a load request), if a cache miss occurs the request cannot be serviced and the request will therefore be forwarded to another, larger memory device, while if a cache hit occurs, the read request will be serviced. For a write request, if a cache hit occurs, the write transaction will be serviced by writing data into the selected cache line 410, and the state value stored in the corresponding cache tag 412 will be updated if necessary to indicate that modified data is stored in the cache line 412.
If a cache miss occurs when servicing a write request, and the corresponding cache tag 412 is invalid, then data can be written into the corresponding cache line 410 and a new state value stored in the cache tag. However, if a cache miss occurs for a write request and the state value stored in the corresponding cache tag 412 indicated that the cache line is both valid and modified, then the data block currently stored in the cache line will be displaced and must be written back to main memory.
The cache tag lookup and compare steps typically take or one two data processor clock cycles, depending on the specific design of the cache logic 414. When the cache access request to cache memory 400 is initiated by data processor 402, the cache tag lookup and compare steps are necessary. Cache memory access by data processor 402 is considerably faster than main memory access, even with the delays caused by the cache tag lookup and compare steps.
However, when a cache memory access request to cache 414 is initiated by another data processor device, there are a number of additional delays introduced, causing the memory access time to be much closer to that of accessing main memory than the access time normally associated with accessing cache memory. The present invention is a dual port cache memory controller that reduces the time for accessing a remotely located cache memory by one or two clock cycles by eliminating the cache tag compare step of the cache memory accessing process whenever the remote accessing device guarantees that the data block addressed by the transaction is currently stored in the cache memory. When the remote accessing device cannot make this guarantee the cache memory controller uses the standard cache memory access methodology. The remote accessing device indicates whether this "guarantee" is being made by setting a special cache access mode flag in each cache memory access request.
SUMMARY OF THE INVENTION
In summary, the present invention is a multiprocessor computer system that has a multiplicity of sub-systems and a main memory coupled to a system controller. An interconnect module, interconnects the main memory and sub-systems in accordance with interconnect control signals received from the system controller.
At least two of the sub-systems are data processors, each having a respective cache memory that stores multiple blocks of data and a set of master cache tags (Etags), including one cache tag for each data block stored by the cache memory.
Each data processor includes a master interface for sending memory transaction requests to the system controller and for receiving cache access requests from the system controller corresponding to memory transaction requests by other ones of the data processors.
The system controller includes a corresponding interface coupled to each data processor for receiving and sending memory access requests to the respective data processors.
Each data processor's cache memory has a cache controller with two ports for receiving access requests. A first port receives access requests from the associated data processor and a second port receives access requests from the system controller. All access requests to the cache memory include an address value, while access requests from the system controller also include a mode flag.
A comparator in the cache controller processes the address value in each access request and generates a hit/miss signal indicating whether the data block corresponding to the address value is stored in the cache memory.
The cache controller also includes access circuitry having two modes of operation, including a first standard mode of operation in which read/write access to the cache memory is preceded by generation of the hit/miss signal by the comparator in response to the access request's address value, and a second accelerated mode of operation in which read/write access to the cache memory is initiated without waiting for the comparator to process the access request's address value. The access circuitry uses the first mode of operation for all access requests by the data processor coupled to the cache memory and for access requests by the system controller when the mode flag has a first value. It uses the second mode of operation for access requests by the system controller when the mode flag has a second value distinct from the first value.
BRIEF DESCRIPTION OF THE DRAWINGS
Additional objects and features of the invention will be more readily apparent from the following detailed description and appended claims when taken in conjunction with the drawings, in which:
FIG. 1 is a block diagram of a computer system incorporating the present invention.
FIG. 2 is a block diagram of a computer system showing the data bus and address bus configuration used in one embodiment of the present invention.
FIG. 3 depicts the signal lines associated with a port in a preferred embodiment of the present invention.
FIG. 4 is a block diagram of the interfaces and port ID register found in a port in a preferred embodiment of the present invention.
FIG. 5 is a block diagram of a computer system incorporating the present invention, depicting request and data queues used while performing data transfer transactions.
FIG. 6 is a block diagram of the System Controller Configuration register used in a preferred embodiment of the present invention.
FIG. 7 is a block diagram of a caching UPA master port and the cache controller in the associated UPA module.
FIGS. 8 (8A-8D) is a simplified flow chart of typical read/write data flow transactions in a preferred embodiment of the present invention.
FIG. 9 depicts the writeback buffer and Dtag Transient Buffers used for handling coherent cache writeback operations.
FIG. 10 shows the data packet format for a coherent memory transaction request packet.
FIG. 11 is a block diagram of a standard prior art cache memory and cache memory controller.
FIG. 12 is a block diagram of a multiprocessor system in which the data processors include the cache memory controller of the present invention.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
The following is a glossary of terms used in this document.
Cache Coherence: keeping all copies of each data block consistent.
Tag: a tag is a record in a cache index for indicating the status of one cache line and for storing the high order address bits of the address for the data block stored in the cache line.
Etag: the primary array of cache tags for a cache memory. The Etag array is accessed and updated by the data processor module in a UPA port.
Dtag: a duplicate array of cache tags maintained by the system controller.
Interconnect: The set of system components that interconnect data processors, I/O processors and their ports. The "interconnect" includes the system controller 110, interconnect module 112, data busses 116, address busses 114, and reply busses 120 (for S.sub.-- REPLY's), 122 (for P.sub.-- REPLY's) in the preferred embodiment.
Victim: a data block displaced from a cache line
Dirty Victim: a data block that was updated by the associated data processor prior to its being displaced from the cache by another data block. Dirty victims must normally be written back to main memory, except that in the present invention the writeback can be canceled if the same data block is invalidated by another data processor prior to the writeback transaction becoming "Active."
Line: the unit of memory in a cache memory used to store a single data block.
Invalidate: changing the status of a cache line to "invalid" by writing the appropriate status value in the cache line's tag.
Master Class: an independent request queue in the UPA port for a data processor. A data processor having a UPA port with K master classes can issue transaction requests in each of the K master classes. Each master class has its own request FIFO buffer for issuing transaction requests to the System Controller as well as its own distinct inbound data buffer for receiving data packets in response to transaction requests and its own outbound data buffer for storing data packets to be transmitted.
Writeback: copying modified data from a cache memory into main memory.
The following is a list of abbreviations used in this document:
DVMA: direct virtual memory access (same as DMA, direct memory access for purposes of this document)
DVP: dirty victim pending
I/O: input/output
IVP: Invalidate me Advisory
MOESI: the five Etag states: Exclusive Modified (M), Shared Modified (O), Exclusive Clean (E), Shared Clean (S), Invalid (I).
MOSI: the four Dtag states: Exclusive and Potentially Modified (M), Shared Modified (O), Shared Clean (S), Invalid (I).
NDP: no data tag present
PA[xxx]: physical address [xxx]
SC: System Controller
UPA: Universal Port Architecture
Referring to FIG. 1, there is shown a multiprocessor computer system 100 incorporating the computer architecture of the present invention. The multiprocessor computer system 100 includes a set of "UPA modules." UPA modules 102 include data processors as well as slave devices such as I/O handlers and the like. Each UPA module 102 has a port 104, herein called a UPA port, where "UPA" stands for "universal port architecture." For simplicity, UPA modules and their associated ports will often be called, collectively, "ports" or "UPA ports," with the understanding that the port or UPA port being discussed includes both a port and its associated UPA module.
The system 100 further includes a main memory 108, which may be divided into multiple memory banks 109 Bank.sub.0 to Bank.sub.m, a system controller 110, and an interconnect module 112 for interconnecting the ports 104 and main memory 108. The interconnect module 112, under the control of datapath setup signals from the System Controller 110, can form a datapath between any port 104 and any other port 104 or between any port 104 and any memory bank 109. The interconnect module 112 can be as simple as a single, shared data bus with selectable access ports for each UPA port and memory module, or can be a somewhat more complex crossbar switch having m ports for m memory banks and n ports for n UPA ports, or can be a combination of the two. The present invention is not dependent on the type of interconnect module 112 used, and thus the present invention can be used with many different interconnect module configurations.
A UPA port 104 interfaces with the interconnect module 112 and the system controller 110 via a packet switched address bus 114 and packet switched data bus 116 respectively, each of which operates independently. A UPA module logically plugs into a UPA port. The UPA module 102 may contain a data processor, an I/O controller with interfaces to I/O busses, or a graphics frame buffer. The UPA interconnect architecture in the preferred embodiment supports up to thirty-two UPA ports, and multiple address and data busses in the interconnect. Up to four UPA ports 104 can share the same address bus 114, and arbitrate for its mastership with a distributed arbitration protocol.
The System Controller 110 is a centralized controller and performs the following functions:
Coherence control;
Memory and Datapath control; and
Address crossbar-like connectivity for multiple address busses.
The System Controller 110 controls the interconnect module 112, and schedules the transfer of data between two UPA ports 104, or between UPA port 104 and memory 108. The architecture of the present invention supports an arbitrary number of memory banks 109. The System Controller 110 controls memory access timing in conjunction with datapath scheduling for maximum utilization of both resources.
The System Controller 110, the interconnect module 112, and memory 108 are in the "interconnect domain," and are coupled to UPA modules 102 by their respective UPA ports 104. The interconnect domain is fully synchronous with a centrally distributed system clock signal, generated by a System Clock 118, which is also sourced to the UPA modules 104. If desired, each UPA module 102 can synchronize its private internal clock with the system Interconnect clock. All references to clock signals in this document refer to the system clock, unless otherwise noted.
Each UPA address bus 114 is a 36-bit bidirectional packet switched request bus, and includes 1-bit odd-parity. It carries address bits PA[40:4] of a 41-bit physical address space as well as transaction identification information.
Referring to FIG. 1 and 2, there may be multiple address busses 114 in the system, with up to four UPA ports 104 on each UPA address bus 114. The precise number of UPA address busses is variable, and will generally be dependent on system speed requirements. Since putting more ports on an address bus 114 will slow signal transmissions over the address bus, the maximum number of ports per address bus will be determined by the signal transmission speed required for the address bus.
The datapath circuitry (i.e., the interconnect module 112) and the address busses 114 are independently scaleable. As a result, the number of address busses can be increased, or decreased, for a given number of processors so as to optimize the speed/cost tradeoff for the transmission of transaction requests over the address busses totally independently of decisions regarding the speed/cost tradeoffs associated with the design of the interconnect module 112.
FIG. 3 shows the full set of signals received and transmitted by a UPA port having all four interfaces (described below) of the preferred embodiment. Table 1 provides a short description of each of the signals shown in FIG. 3.
A valid packet on the UPA address bus 114 is identified by the driver (i.e., the UPA port 104 or the System Controller 110) asserting the UPA.sub.-- Addr.sub.-- valid signal.
The System Controller 110 is connected to each UPA address bus 114 in the system 100. The UPA ports 104 and System Controller 110 arbitrate for use of each UPA address bus 114 using a distributed arbitration protocol. The arbitration protocol is described in patent application Ser. No. 08/414,559, filed Mar. 31, 1995, which is hereby incorporated by reference.
UPA ports do not communicate directly with other UPA ports on a shared UPA address bus 114. Instead, when a requesting UPA port generates a request packet that requests access to an addressed UPA port, the System Controller 110 forwards a slave access to the addressed UPA port by retransmitting the request packet and qualifying the destination UPA port with its UPA.sub.-- Addr.sub.-- valid signal.
A UPA port also does not "snoop" on the UPA address bus to maintain cache coherence. The System Controller 110 performs snooping on behalf of those UPA ports whose respective UPA modules include cache memory using a write-invalidate cache coherence protocol described below.
The UPA address bus 114 and UPA data bus 116 coupled to any UPA port 104 are independent. An address is associated with its data through ordering rules discussed below.
The UPA data bus is a 128-bit quad-word bidirectional data bus, plus 16 additional ECC (error correction code) bits. A "word" is defined herein to be a 32-bit, 4-byte datum. A quad-word consists of four words, or 16 bytes. In some embodiments, all or some of the data busses 116 in the system 110 can be 64-bit double word bidirectional data bus, plus 8 additional bits for ECC. The ECC bits are divided into two 8-bit halves for the 128-bit wide data bus. Although the 64-bit wide UPA data bus has half as many signal lines, it carries the same number of bytes per transaction as the 128-bit wide UPA data bus, but in twice the number of clock cycles. In the preferred embodiment, the smallest unit of coherent data transfer is 64 bytes, requiring four transfers of 16 bytes during four successive system clock cycles over the 128-bit UPA data bus.
A "master" UPA port, also called a UPA master port, is herein defined to be one which can initiate data transfer transactions. All data processor UPA modules must have a master UPA port 104.
Note that graphics devices, which may include some data processing capabilities, typically have only a slave interface. Slave interfaces are described below. For the purposes of this document, a "data processor" is defined to be a programmable computer or data processing device (e.g., a microprocessor) that both reads and writes data from and to main memory. Most, but not necessarily all, "data processors" have an associated cache memory. For instance, an I/O controller is a data processor and its UPA port will be a master UPA port. However, in many cases an I/O controller will not have a cache memory (or at least not a cache memory for storing data in the coherence domain).
A caching UPA master port is a master UPA port for a data processor that also has a coherent cache. The caching UPA master port participates in the cache coherence protocol.
A "slave" UPA port is herein defined to be one which cannot initiate data transfer transactions, but is the recipient of such transactions. A slave port responds to requests from the System Controller. A slave port has an address space associated with it for programmed I/O. A "slave port" within a master UPA port (i.e., a slave interface within a master UPA port) also handles copyback requests for cache blocks, and handles interrupt transactions in a UPA port which contains a data processor.
Each set of 8 ECC bits carry Shigeo Kaneda's 64-bit SEC-DED-S4ED code. The interconnect does not generate or check ECC. Each UPA port sourcing data generates the corresponding ECC bits, and the UPA port receiving the data checks the ECC bits. UPA ports with master capability support ECC. Slave-only UPA port containing a graphics framebuffer need not support ECC (See UPA.sub.-- ECC.sub.-- Valid signal).
The UPA data bus 116 is not a globally shared common data bus. As shown in FIGS. 1 and 2, there may be more than one UPA data bus 116 in the system, and the precise number is implementation specific. Data is always transferred in units of 16 bytes per clock-cycle on the 128-bit wide UPA data bus, and in units of 16 bytes per two clock-cycles on the 64-bit wide UPA data bus.
The size of each cache line in the preferred embodiment is 64 bytes, or sixteen 32-bit words. As will be described below, 64 bytes is the minimum unit of data transfer for all transactions involving the transfer of cached data That is, each data packet of cached data transferred via the interconnect is 64 packets. Transfers of non-cached data can transfer 1 to 16 bytes within a single quad-word transmission, qualified with a 16-bit bytemask to indicate which bytes within the quad-word contain the data being transferred.
System Controller 110 schedules a data transfer on a UPA data bus 116 using a signal herein called the S.sub.-- REPLY. For block transfers, if successive quadwords cannot be read or written in successive clock cycles from memory, the UPA.sub.-- Data.sub.-- Stall signal is asserted by System Controller 110 to the UPA port.
For coherent block read and copyback transactions of 64-byte data blocks, the quad-word (16 bytes ) addressed on physical address bits PA[5:4] is delivered first, and the successive quad words are delivered in the wrap order shown in Table 2. The addressed quad-word is delivered first so that the requesting data processor can receive and begin processing the addressed quad-word prior to receipt of the last quad-word in the associated data block. In this way, latency associated with the cache update transaction is reduced. Non-cached block read and block writes of 64 byte data blocks are always aligned on a 64-byte block boundary (PA[5:4]=0.times.0).
Note that these 64-byte data packets are delivered without an attached address, address tag, or transaction tag. Address information and data are transmitted independently over independent busses. While this is efficient, in order to match up incoming data packets with cache miss data requests an ordering constraint must be applied: data packets must be transmitted to a UPA port in the same order as the corresponding requests within each master class. (There is no ordering requirement for data requests in different master classes.) When this ordering constraint is followed, each incoming data packet must be in response to the longest outstanding cache miss transaction request for the corresponding master class.
Request and Reply Messages
Transactions are initiated by "request" messages and are executed upon the receipt of a "reply" message. Any request by a UPA port is herein labelled P.sub.-- REQ, which stands for "port request." A port request is transmitted via the UPA port's address bus 114. If the address bus 114 is shared by more than one UPA port, the requesting port transmits its request only after it successfully arbitrates for the address bus.
Each port request is acknowledged by the System Controller 110 via a reply message called S.sub.-- REPLY. There is a dedicated point-to-point 5-bit system reply bus, S.sub.-- REPLY bus 120, for each UPA port that unidirectionally sends 5-bit reply messages from the System Controller 110 to each UPA port. The System Controller 110 drives a reply code on the S.sub.-- REPLY bus 120 in acknowledgment to a transaction request, and to coordinate the sourcing and sinking of data on the UPA data bus 116. More particularly, the System Controller 110 generates an S.sub.-- REPLY in response to a P.sub.-- REQ either when the System Controller 110 is ready to set up the data path needed to perform the requested transaction, or when the requested transaction is completed if the transaction (such as an invalidate transaction request) does not involve a data transfer. The S.sub.-- REPLY message is generated by the System Controller at essentially the same time that the System Controller sends the corresponding setup signals to the interconnect module 112.
Each transaction initiated by the System Controller 110 is initiated by sending a S.sub.-- REQ (i.e., system controller request) message over the address bus 114 coupled to the UPA port 104 to which the request is directed. Transactions initiated by the System Controller 110, are generally "nested transactions" performed by the System Controller 110 in response to a transaction request by a UPA port. For instance, a certain memory transaction request by a UPA port may require that all cache entries in other UPA ports for the requested data block be invalidated before the System Controller can transfer the requested data block to the requesting UPA port's cache. The cache invalidations are performed by the System Controller making transaction requests to each UPA port whose cache stores the requested data block.
Each UPA port 104 has a dedicated point-to-point 5-bit port reply bus, P.sub.-- REPLY, 122 used by that port to acknowledge System Controller requests.
All system controller requests are directed to the "slave port" portion of the target UPA port. The UPA port's slave port drives a reply code on the P.sub.-- REPLY bus 122 in acknowledgment to a transaction received from the System Controller 110 to indicate that requested data is ready for read requests, that transmitted data has been absorbed for write requests, that cache invalidations are complete for invalidation requests, and that an interrupt has been handled for interrupt requests.
The System Controller 110 uses the P.sub.-- REPLY acknowledgement message received from the UPA slave port to trigger the transmission of its S.sub.-- REPLY message to the requesting UPA port.
Cache Memories, Tags and Snoopbus
Referring to FIG. 1, for each UPA module 102 that includes a cache memory 130, a primary cache index 132 having a set of primary cache tags called Etags is maintained. It should be understood that in most implementations, the cache memory 130 is a "second level cache" or "third level cache," because the data processor 178 (shown in FIG. 4) in the UPA module 102 will typically include an embedded first level or second level cache. The duplicate cache tags are only maintained for the outer most direct mapped coherent cache for each data processor, and any other lower level caches are considered private to the UPA port and are kept coherent by the UPA port through perfect inclusion.
There is one Etag for each line of the cache memory 130, and each line of the cache stores one 64-byte (16-word) data block. In the preferred embodiment, each Etag stores tag state and a set of address bits that identify the address of the 64-byte block stored in the cache line.
As just stated, the cache block size is 64 bytes. The unit of cache coherence is also 64 bytes . Each UPA port can have a different sized cache. In addition, in the preferred embodiment, only direct mapped cache memories are used in data processor and I/O UPA ports. I/O UPA ports may have any of a variety of cache memory structures. System Controller support for such cache memory structures is implemented through dedicated duplicate tags of a like structure in the System Controller. In the preferred embodiment, the I/O UPA port has a plurality of fully associative coherent buffers with a corresponding number of Dtags in the System Controller.
As is standard, the number of address bits required to identify the data block depends on the size of the cache memory and the size of the address space mapped into the cache memory. For example, for an 8-gigabyte address space, and a 512 kilobyte direct mapped cache memory, 14 address bits are needed to identify the data block in each line of the cache memory. That is, given a 33-bit address PA[32:0] for a specific byte, and a 27-bit address PA[32:6] for the corresponding 64-byte data block stored in a 512 kilobyte cache memory with 64-byte lines, the 14 most significant address bits PA[32:19] of the data block's full address are stored in the cache tag to identify the data block, and the next 13 bits PA[18:6] of the data block's address determine which cache line in which the data block is stored. In system 100, with a 1-terabyte coherent address space PA[39:0] and a 512 kilobyte direct mapped cache memory 130, each Etag will need to store the 21 most significant bits of the full address of the data block stored in the corresponding line of the cache memory.
The number of address bits stored in the cache index and hence the cache size for each master UPA port is determined by system initialization software by probing the port ID register 158 of each UPA port, as will be explained in more detail below.
In order to avoid snoop interference with a processor's reference to its coherent cache in multiprocessor systems, a duplicate set of tags (Dtags 134 that mirror the UPA module's Etags 132, is maintained by System Controller 110 for each UPA module having a cache memory that is to be kept coherent with the other cache memories in the system 100. The Dtags 134 support direct mapped cache memories. For each Etag entry there is a corresponding Dtag entry, such that a lookup on the Dtags by the System Controller 110 correctly indicates the corresponding Etag state for a data block, without interfering with a processors access to its Etags.
The Snoopbus 140 is an address bus capable of carrying all the relevant physical address bits PA[40:6] corresponding to the size of the cacheable address space in the system (size of main memory space). The Snoopbus further includes two bidirectional bit lines, a match signal line and a write comtrol line for each Dtag array 134. The two bit lines convey a 2-bit cache line state from the Dtags arrays 134 to the System Controller 100 when the Dtags are being read, and are used to transmit a 2-bit updated line cache when the System Controller 110 updates the Dtags. The match line for a particular Dtag array carries a match signal indicating whether the address on the Snoopbus 140 matches the address of a data block stored in the associated cache memory. The match signal is equivalent to the cache hit/miss signal generated by the cache memory's primary cache index when presented with the same address, except that the match signal is generated from the Dtag array without interfering with the operation of the cache memory's primary index (i.e., the Etag array).
The Snoopbus 140 is scaleable independent of the address busses 114 and the independent of the data busses 116. Thus, the number of parallel snoopbusses 140 used and the number of Dtag arrays 134 which load each Snoopbus 140 can be based solely on the speed requirements of the Dtag lookup and update operations, without any dependence on the speed requirements of the address and data busses 114, 116.
UPA PORT MODEL
Each UPA port 104 is identified by a unique 5-bit value, called the Port ID or UPA.sub.-- Port.sub.-- ID (see FIG. 3). This allows a maximum of 32 UPA ports in a system 100.
Referring to FIG. 4, each UPA port can have as many as four functional interfaces: a master interface 150, a slave interface 152, an interrupter interface 154 and an interrupt handler interface 156. All UPA ports include the UPA slave interface 152 and a port ID register 158. The port ID register 158 is used by the UPA port 104 to communicate its capabilities to the System Controller 110.
As shown in FIG. 4, these interfaces includes a number of queues. The slave interface 152 includes input request queues for receiving transaction requests (PREQ, SREQ), interrupt requests (INT), and data (PREQ.sub.-- DQ, INT.sub.-- DQ) associated with the requests. The master interface 150 includes queues C0, C1 for outbound requests and optionally includes inbound and outbound data queues IDQ0, ODQ0, IDQ1, ODQ1 for each master class.
Some of the following explanations make reference to specific transactions and reply messages. All such transactions and reply messages are described in the section of this document entitled "Detailed Description of Transactions."
The fields of the port ID register 158 are as follows:
the ID field 160 is a 16-bit field that identifies the UPA module associated with the port, including 6 bits for a manufacturer's ID (assigned by Sun Microsystems, Inc.), 6 bits for the module or processor type (assigned by the manufacturer), and 4 bits for a module version/revision number (assigned by the manufacturer).
The UPACAP field 161 is a 5-bit mask field to indicate the capabilities of the UPA port.
UPACAP[0] is set if UPA has a master interface.
UPACAP[1] is set if the UPA module has a cache (making the UPA port a "CacheMaster").
UPACAP[2] is set if the UPA port has an interrupter interface using the UPA.sub.-- Slave Int.sub.-- L signal. This bit is set primarily by slave-only UPA ports. Software assigns this UPA port a target-MID corresponding to an interrupt handler.
UPACAP[3] is set if the UPA port has an interrupter interface using the P.sub.-- INT.sub.-- REQ transaction request protocol. Software assigns this UPA port a target-MID corresponding to an interrupt handler.
UPACAP[4] is set if the UPA port has an interrupt handler interface. The System Controller forwards P.sub.-- INT.sub.-- REQ interrupt requests from other UPA ports to this port only if this bit is set.
The ECCNotValid field 162 is a 1-bit field to indicate that this UPA port does not support ECC. This field is set to 0.times.0 if the UPA port can generate ECC when sourcing data. It is set to 0.times.1 if the UPA port does not support ECC generation when sourcing data, and requires the System Controller 110 to indicate to the recipient UPA port to disable ECC checking. When ECCNotValid is set to 0.times.1, the UPA port will also not support ECC checking on the UPA data bus, nor parity checking on the UPA address bus.
The ONEREAD field 164 is a 1-bit field to indicate that this UPA port only supports one outstanding slave read P.sub.-- REQ transaction to it at a time. If the ONEREAD field is set, this UPA port cannot issue P.sub.-- RAB.sub.-- REPLY and P.sub.-- RASP.sub.-- REPLY messages, it must use the P.sub.-- RASB.sub.-- REPLY reply message. As a result, if the ONEREAD field is set, this UPA port will use the P.sub.-- RASB reply for P.sub.-- NCRD.sub.-- REQ and P.sub.-- NCBRD.sub.-- REQ transactions directed to it for slave access. As will be explained below, the System Controller will keep the MID, Class, and size information for these transactions on behalf of the UPA port. The P.sub.-- NCRD.sub.-- REQ transaction request message and the P.sub.-- RASB reply message are also described in more detail below.
The PREQ.sub.-- RQ[3:0] field 166 is a 4-bit field that encodes the size of the PREQ.sub.-- RQ queue 167 in the slave interface 152. This field specifies the maximum number of (2 cycle) incoming P.sub.-- REQ transaction request packets that the UPA slave interface 152 can simultaneously store. The minimum value of PREQ.sub.-- RQ is 0.times.1, since every UPA port, at a minimum, must support a slave read of its port ID register.
The PREQ.sub.-- DQ[5:0] field 168 is a 6-bit field that encodes the size of the PREQ.sub.-- DQ queue 169. This field specifies the number of incoming quadwords (16-byte quantities) that the UPA slave port can receive in its P.sub.-- REQ write data queue 169. The write data queue PREQ.sub.-- DQ must accommodate data blocks (64 bytes ) for the maximum number of requests supported in the PREQ.sub.-- RQ request queue. As a result, PREQ.sub.-- DQ data queue is always 4 times the size specified in the PREQ.sub.-- RQ field 166, except that PREQ.sub.-- DQ can be set equal to 0.times.0 if the UPA port does not support slave writes.
The PINT.sub.-- RDQ[1:0] field 170 is a 2-bit field that encodes the size of the INT.sub.-- RQ and INT.sub.-- DQ queues 171, 172. The PINT.sub.-- RDQ field 170 is valid only if the UPA port has an Interrupt Handler interface 156. The size of the interrupt request queue, INT.sub.-- RQ 171, is equal to the binary value of this field plus 1. The maximum size of the interrupt request queue is four interrupinterrupt requests. In summary, this field specifies the number of (2 cycle) incoming P.sub.-- INT.sub.-- REQ requests that the UPA slave port can receive, as well as the number of 64-byte interrupt data blocks the UPA slave interface can receive.
With regard to the UPACAP field, there is no mask bit to indicate slave capability, as every UPA port is required to have a slave interface in order for the port ID register to be read. The following are some examples of the settings for the UPACAP field. A full function UPA port such as a processor module, will have its UPACAP mask set to 0.times.1B. A slave only UPA port such as a graphics device that is only mapped for slave access and does not interrupt, will have its UPACAP mask set to 0.times.0. A smart slave only UPA port that generates interrupts (with UPA.sub.-- Slave.sub.-- Int) will have its UPACAP mask set to 0.times.04. An I/O UPA port that performs DVMA (direct virtual memory access), does not have a cache, and generates P.sub.-- INT.sub.-- REQ interrupt request transaction will have its UPACAP mask set to 0.times.9.
Master Interface
A master interface 150 is optional. A UPA master interface allows a UPA port to initiate transaction requests (P.sub.-- REQ). A UPA port 104 having a mater interface 150 is herein called a master port.
The UPA module for a master port may contain a physically addressed coherent cache, in which case it is called a cache master port. The cache participates in the "MOESI cache coherence protocol" (which is explained in detail below), and responds to copyback-invalidation requests from the System Controller 110. The coherent cache has total inclusion of any other private local caches in the UPA module. In the preferred embodiment, each caching UPA master port can at most have one outstanding dirty victim writeback, in part because each data processor's cache memory has only a single writeback buffer (see buffer 280 in FIG. 8), and in part to avoid complex control logic that multiple writeback buffers would require.
In other embodiments, where the data processor can issue multiple loads and cache misses or prefetches, there can be a plurality of writeback buffers in the data processor and a corresponding number of Dtag transient buffers in the System Controller. The writeback handling logical protocols described here work with any number of outstanding writebacks from the UPA port.
A UPA master interface 150 has up to two independent outgoing request queues CO and C1 for two "classes" of transaction requests. CO and C1 are also called "master classes," since they are classes of transactions initiated by UPA master ports. The UPA master interface may issue a transaction request from any class. A bit in each transaction request packet specifies to the System Controller which class the request is from. The port ID of the UPA port is also carried in the transaction packet in the MID field (see discussion of transactions, below). The master interface 150 may also include inbound and outbound data queues, IDQ0, ODQ0, and IDQ1, ODQ1, for each of the transaction classes.
The purpose of having two or more transaction classes (herein called master classes) is to increase parallel execution of memory transactions by allowing each data processor to indicate which memory transactions need to be sequentially ordered and which do not. Transactions in each master class from a particular data processor are "strongly ordered," which means that the transactions in each class must be completed in the same order that the data processor generates the memory requests in that class. There is no ordering requirement between memory transactions in different classes. Thus, if a data processor issues memory transaction requests T1-1, T1-2 and T1-3 in sequence in class I and memory transactions T2-1 and T2-2 in sequence in class two, the System Controller must complete transactions T1-1, T1-2 and T1-3 in the same sequential order that they were generated. Similarly, the System Controller must complete transactions T2-1 and T2-2 in the same sequential order that they were generated; but it can complete transactions T2-1 and T2-2 at any time with respect to transactions T1-1, T1-2 and T1-3.
Data queues are used in the preferred embodiments to simplify the handling of data transfers. Outbound data queues are always filled with data to be transmitted before the corresponding transaction request or reply message is transmitted. In this way, when a data write transaction request message is transmitted, or a "data ready" reply message is transmitted by a UPA port, the interconnect is assured that the associated data is ready for immediate transmission. Inbound data queues, most of which are optional, are typically implemented using FIFO (first-in first-out) buffers that can be filled independently of the status of any other logic. As a result, whenever inbound data queues are provided in a UPA port, neither the UPA module (such as a data processor) nor its UPA port needs to manage the handshake protocol for receiving data packets. Rather, the data is simply stored by the interconnect in the inbound data queue and the associated UPA port or its UPA module processes that data whenever the required resources are available.
The S.sub.-- REPLY for the transactions in each master request class are issued by System Controller 110 to the requesting master UPA port in the same order as the order in which the transaction requests were originally issued by the requesting UPA port. This requirement is implemented in the System controller by (A) treating each master class request queue SCIQ0/1 as a first-in first-out buffer such that the transactions within each master request class are activated by the System Controller strictly in the same order as the order in which the transaction requests are issued,and (B) within the set of active transactions, queuing the issuance of S.sub.-- REPLY's for transactions having the same requesting UPA port and master class in same order as those transactions were activated.
As noted above, there is no ordering relation between the two transaction request classes C0, C1. The S.sub.-- REPLY for a request from one class may come earlier or later than the S.sub.-- REPLY for a request from the second class, without regard to the order in which those requests were transmitted to the System Controller.
There is also no ordering relation between requests from different master UPA ports. Read/write requests from different master UPA ports directed to a UPA port's slave interface can be executed by the UPA port slave interface in any order, but requests from the same master UPA port and in the same master request class will be executed by the UPA port slave interface in the same order as they are received by the UPA port slave interface.
References to I/O devices are sequentially consistent. The slave UPA interface orders transactions by device addresses. All references to the same I/O device (or a predefined address range) are required to complete in the same order that they arrive in at the UPA slave interface. However, there is no ordering of references going to different I/O devices hanging off the same UPA slave interface (such as in a bus bridge) and the UPA slave interface is allowed to execute transactions going to different I/O devices (or different predefined address ranges) in parallel.
Each UPA module is required to put in a single master request class all transaction requests for which ordering is important. The preferred class assignment for all processor UPA modules is as follows:
Class 0 is used for read transactions due to cache misses, and block loads.
Class 1 is used for writeback requests, WriteInvalidate requests, block stores, interrupt requests, and non-cached read/write requests.
This assignment of memory transactions to classes enables the memory transactions caused by cache misses to not be blocked by other transactions and is especially significant when the data processor supports multiple outstanding loads and/or prefetching. This gives the lowest possible latency for cache fills, in conjunction with other optimizations.
The interconnect can maximize parallel execution of transactions and allow them to complete in any order, except for transactions from the same UPA port and class. For maintaining coherence, and to achieve sequential consistency from the programmer's point of view, the TSO (total store order), PSO (partial store order) and RMO (relaxed memory order) memory models and the SSO (strong sequential order) I/O space memory model are supported without actually making the hardware of the interconnect sequentially consistent.
A UPA master port is solely responsible for the ordering of its internal memory events based on its memory model, and can issue any combination of transactions from any request class to support that memory model ordering requirement. The UPA port's data processor may use the two master classes to parallelize and order transactions as needed based on its local memory model. All barriers and synchronizations are enforced by the data processor based on its memory model before it issues the transactions from the master classes.
All data transactions always complete and there is no retry NACK from the System Controller 110 to the master UPA port (with the exception of one interrupt transaction).
The UPA master port must not make a read/write slave access to its own slave port, nor make a request for a data block which is already in its cache, nor send interrupts to itself. Loopback is not supported by the preferred embodiment of the present invention due to electrical constraints associated with the connectors. However, there is nothing in the system architecture of the present invention that logically prevents the use of loopbacks. In fact, the protocols of S.sub.-- REPLY, data transfers and cache coherence are designed to work with lookback.
Slave Interface
All UPA ports include a slave interface 152, and all UPA ports implement the port ID register 158. A slave interface 152 can only respond to transactions, it cannot initiate them. A slave interface 152 is sometimes herein called a "slave port". All references to slave ports mean the slave interface of a UPA port, regardless of whether or not the UPA port is a master UPA port.
A UPA slave interface 152 on a caching master UPA port allows the UPA 6 port to receive copyback-invalidation requests from System Controller 110.
A UPA slave interface 152 allows a UPA pord to receive interrupt packet transactions if the slave interface is part of a UPA port that includes an interrupt handler interface 156.
A UPA slave interface has a noncached address space, and allows programmed I/O (PIO) read and write access to devices and registers, including reading its port ID register 158, on the UPA module from master UPA ports. Each UPA slave interface is assigned an 8-gigabyte non-cached address space. When a UPA port sees the UPA.sub.-- Addr.sub.-- Valid signal asserted to it, if the most significant address bit, PA[40], is equal to 1, the physical address bits PA[32:4] from the transaction request packet represent addresses in the non-cache address space.
The UPA interconnect architecture does not define the system wide address space, nor the address decodes for any of the system registers, except the port ID register 158.
A UPA slave interface processes PIO read/write transaction requests from the same master class from a master UPA port in the same order as those requests are received. That is, it sends P.sub.-- REPLY messages for those transaction requests in the same order as the transaction requests were received. It need not, however, maintain any ordering for requests in different master classes from a UPA port, or for requests from different UPA ports.
If the UPA slave interface is connected to an I/O bus interface, it is required that the I/O bus interface also maintain the ordering for the transactions it receives for each distinct address or address range. For instance, a write transaction to address A (or to device A) on the I/O bus followed by a read transaction to address A (or to device A) on the same I/O bus must not cause the I/O bus interface to reorder the read before the write. However, a write to address A (or to device A) followed by read of address B (or to device B) can be executed by the I/O bus interface in any order. The precise mechanism for I/O bus ordering can vary from implementation to implementation of the I/O bus interface. However, a blocking bit and blocking bit map scheme similar the one described above for class ordering can be used for both class based ordering and I/O address based ordering.
A UPA slave interface cannot guarantee write completion on a write transaction. A write followed by a read (by the same processor) will return the result of the last write if the location exists. However, since read-write to I/O device registers can have implementation specific side affects, the semantics of this is up to each I/O device.
A master UPA port communicates to a slave UPA port only through the interconnect module 112, even if the two are sharing the same UPA address bus.
A slave-only UPA port (a UPA port that does not have a master interface) can use a dedicated interrupt wire to signal an interrupt to the System Controller. The System Controller will generate an interrupt packet for it, and will forward it to an interrupt handler UPA port.
The System Controller 110 handles flow control of requests to a UPA port's slave interface by knowing the maximum size of the three slave request receive queues (PREQ.sub.-- RQ, SREQ.sub.-- RQ, INT.sub.-- RQ) and the two data queues (PREQ.sub.-- DQ, INT.sub.-- DQ) shown in FIGS. 4 and 5. The port ID register 158 for each UPA port specifies the maximum number of outstanding transaction requests of each type it can simultaneously stored in its queues, and thus how many such requests can be sent to it by System Controller 110 until some of those requests have been services. The port ID register 158 also specifies the maximum number of quad-words (16-byte units) that each of the data queues can store.
The UPA slave port interface 152 cannot reply with a "retry NACK" to any transaction forwarded to it. To avoid the need for such negative acknowledgement messages, the System Controller 110 does not issue more requests to the UPA slave interface than what the slave interface has room for in its queues. A P.sub.-- REPLY from the UPA slave interface to acknowledge the completion of a previous transaction informs System Controller 110 that there is room for one more request of that type in that slave UPA port's incoming request queue.
The maximum size of system controller request queue SREQ.sub.-- RQ 174 in the slave port interface 152 in the preferred embodiment is fixed at 1. Thus there can be at most one outstanding S.sub.-- REQ to a slave UPA port.
The reason a single entry request queue SREQ.sub.-- RQ 174 can be used without hurting system performance is that all S.sub.-- REQ requests are given the highest priority service by the slave interface and are serviced so quickly that queuing S.sub.-- REQ requests is unnecessary. In particular, as shown in FIG. 7, in the preferred embodiment, the cache controller 176 in each caching UPA master port 104 is dual ported such that the cache controller accepts cache access requests from both the port's data processor 178 and from the SREQ.sub.-- RQ request queue, with the SREQ.sub.-- RQ being given higher priority than the data processor. Using this configuration, SREQ's are generally serviced by each slave interface within two to five system clock cycles of their storage in the SREQ.sub.-- RQ request queue 174. In particular, if an atomic read-modify-write cache memory operation was started by the data processor 178 one clock cycle immediately prior to the SREQ being asserted, it might take as long as three additional system clock cycles for that cache transaction to complete, after which the SREQ would be serviced, typically within two system clock cycles.
Furthermore, using the dual ported cache controller methodology described above, a copyback request from one data processor 178 to another will complete in approximately the same amount of time as a load from main memory when the interconnect has no competing memory transactions. In particular, in the preferred embodiment, a load from main memory takes about 8 system clock cycles to complete, and a copyback from one data processor's cache memory to another data processor's cache memory also takes about 8 system clock cycles to complete when there are no competing memory transactions.
In most implementations, each UPA slave interface is required to perform parity checks on transaction requests received via the UPA address bus and to report any parity error with a fatal error P.sub.-- REPLY message. In most implementations each UPA slave interface 152 is also required to perform an ECC check on write transactions if ECC is valid, and to log and report data errors.
Interrupter Interface
An interrupter interface 154 is optional. If the UPA port supports a master interface 150, it can issue an interrupt packet transaction from any master class in the master UPA port to a target slave UPA port that is an interrupt handler.
An interrupter interface in a master UPA port generates interrupts by initiating a P.sub.-- INT.sub.-- REQ transaction (see discussion of transactions, below). The master UPA port generates an interrupt packet for a particular destination interrupt handler UPA port by specifying a target-ID<4:0> in the request packet. The target-ID is the same as the unique 5-bit UPA.sub.-- Port.sub.-- ID of the destination UPA port. An interrupt directed by a UPA Port to itself is not supported on the UPA interface in the preferred embodiment due to electrical connector considerations, but could well be supported in alternate embodiments of the present invention.
The target-ID of one (or more) interrupt handler UPA port(s) is assigned to each non-processor interrupter UPA port by system initialization software. The non-processor Interrupter UPA port can then send interrupt transactions only to the assigned target-IDs. A processor UPA port can send interrupt transactions to any interrupt handler target-ID (for processor to processor software cross calls).
The target-ID<4:0> for each interrupt transaction request P.sub.-- INT.sub.-- REQ is carried in the physical address field PA<18:14> in the first cycle of the two cycle interrupt packet (see FIG. 9C). The UPA port can put the P.sub.-- INT.sub.-- REQ in any master request class. There is no requirement that it should be in one class or another. It is, however, put in class I in the preferred embodiment so as not to block any cache fill transactions.
If the UPA port that initiated the interrupt transaction receives a S.sub.-- INAK reply (otherwise known as a NACK reply), the requesting UPA port removes the interrupt data from its out-going data queue and the P.sub.-- INT.sub.-- REQ request from the master request class queue, and retries after some back-off interval.
If the UPA port receives a S.sub.-- WAB reply for driving the 64 bytes of interrupt data on the UPA data bus, then it is guaranteed that both the P.sub.-- INT.sub.-- REQ and the data will be delivered to the target UPA port by the System Controller (just like a non-cached block write transaction) if the target is a valid interrupt handler. If the target is not an interrupt handler, then either the System Controller may discard it (and set a status bit), or the recipient UPA port may discard it (silently).
An interrupter can send multiple back-to-back P.sub.-- INT.sub.-- REQ with different target-IDs (destination UPA Ports). If the interrupt packet can be delivered by the System Controller, it will be accepted. Otherwise it will be NACK'ed by the System Controller.
If an interrupter issues multiple back-to-back P.sub.-- INT.sub.-- REQ transactions to different UPA ports, there is no guarantee that they will get delivered in the same order. However back-to-back P.sub.-- INT.sub.-- REQ specifying the same target-ID will be delivered by the System Controller to the target UPA port in the same order, provided that any interrupt requests that result in NACKs from the System Controller 110 are also retried by the UPA interrupter interface in their original issue order.
If the UPA port does not support a master interface, but requires an interrupt interface 154, the interrupt interface 154 is coupled by a dedicated wire (labelled UPA.sub.-- Slave Int.sub.-- L in FIG. 3) to signal a single priority level interrupt to the System Controller 110. The System Controller 110 will cause an interrupt packet to be generated and sent to an Interrupt handler UPA port.
In slave UPA ports having an interrupter interface, a second interrupt cannot be asserted on the UPA.sub.-- Slave Int.sub.-- L line until the interrupt handler clears the interrupt with a slave write to a predefined interrupt-clear register in the slave UPA port. In addition, only a single interrupt priority level is available for interrupts generated using the UPA.sub.-- Slave Int.sub.-- L line.
Interrupt Handler Interface
A UPA port may be an interrupt handler 156. A data processor UPA module will typically support the interrupt handler interface. In order to be an interrupt handler, the UPA port must support the INT and INT.sub.-- DQ queues shown in FIG. 16. The max size of the INT request queue is 4 interrupts.
The P.sub.-- INT.sub.-- REQ that is deposited in the INT request queue is examined by the processor. In the prefered embodiment, it causes a trap to a software interrupt handler. After the interrupt handler has completed handling the interrupt, it causes the P.sub.-- REPLY to be generated by the UPA port to the System Controller to indicate that the P.sub.-- INT.sub.-- REQ has been handled and that there is room for another P.sub.-- INT.sub.-- REQ in its incoming interrupt request queue. In the preferred embodiment, the P.sub.-- REPLY is generated when the software performs a write to an `interrupt clear` register in the interrupt handler interface.
System Controller Registers
Referring to FIG. 5, the System Controller 110 includes separate queues for receiving transaction requests in each master class (SCIQ0, SCIQ1 ), as well as a queue (SCRQ) for both requests it generates and requests it forwards to UPA ports. The System Controller 110 also includes an SC ID register 180 for communicating its capabilities to the UPA ports, an SC Config Register 190, and a pending transaction status array 200. The SC Config Register 190 is used for storing the capabilities of all the UPA ports in the system, as well as to keep track of how many transaction requests are currently stored in the input queues of each of the UPA ports 104, and the pending transaction status array 200 is used by the System Controller to keep track of all Inactive and Active pending transactions.
The fields of the SC ID register 180 are as follows:
the ID field 181 is a 16-bit field that identifies the System Controller.
The UPANUM field 182 is a 5-bit mask field that specifies the maximum number of UPA ports the System Controller can support.
SCIQ0[3:0] field 183 is a 4-bit field that specifies the number of (2-cycle) requests packets that can be stored in the incoming class 0 request queue SCIQ 0 for a particular UPA port.
SCIQ1 [3:0] field 184 is a 4-bit field that specifies the number of (2-cycle) requests packets that can be stored in the incoming class 1 request queue SCIQ 1 for a particular UPA port.
There is a separate set of SCIQ0 and SQIC1 registers for each master UPA port to indicate the size of the SCIQ0 and SCIQ1 request input queue for each such master UPA port.
Referring to FIG. 6, the SC Config register 190 includes one row or record 192 for each UPA port that can be supported by the System Controller 110. Each row's position in the SC Config register corresponds to the port ID of the corresponding UPA port. Thus, the first row of the SC Config register 190 stores configuration data for the UPA port with port ID 00000, the second row stores configuration data for the UPA port with port ID 00001, and so on. Each such record is herein called a "port record in the SC Config register". The fields in each port record in the SC Config register 190 are as follows:
Copy of UPA.sub.-- Port ID Reg 193 is, literally, a copy of the port ID register of the corresponding UPA port.
Cache Index Mask (CIM) field 194 specifies the number of Etag block entries or lines in the coherent cache, if any, of the corresponding UPA port. This indicates to the System Controller how many low order address bit of the physical address PA{40:6] to use for address compares for implementing the cache coherence protocol. This field if valid only for cache master UPA ports.
IntCnt field 195 is the number of interrupt requests that the System Controller 110 has forwarded to the corresponding UPA port that have yet to be acknowledged by that UPA port. The System Controller blocks the transmission of additional interrupt requests to the UPA port whenever the value in this field is equal to the PINT.sub.-- RDQ[1:0] field 170 in its copy 193 of the UPA.sub.-- Port.sub.-- ID register.
PReqCnt field 196 is the number of port transaction requests that the System Controller 110 has forwarded to the corresponding UPA port that have yet to be acknowledged by that UPA port. The System Controller blocks the transmission of additional port transaction requests to the UPA port whenever the value in this field is equal to the PREQ.sub.-- RQ[3:0]field 166 in its copy 193 of the UPA port ID register.
SReqCnt field 197 is the number of System Controller transaction requests sent to the corresponding UPA port that have yet to be acknowledged by that UPA port. The System Controller blocks the transmission of additional System Controller transaction requests to the UPA port whenever the value in this field is equal to 1, since the maximum size of the SREQ queue in each slave interface is one.
Data Flow
Referring to FIGS. 5 and 7, typical read/write data flow to and from memory is as follows. Although not explicitly shown in the FIGS., the System Controller 110 includes a separate set of SCIQ 0 and SCIQ 1 input request queues for each master UPA port. In addition, it is to be noted that the flow chart in FIG. 8 does not show all the steps of all data transfer transactions. Rather, it shows only those steps that are common to most data transfer transactions. Further details of all the defined data transfer transactions are described in the section of this document entitled "Detailed Description of Transactions."
The UPA master port issues a read/write transaction request (P.sub.-- REQ) on its UPA address bus to the System Controller 110 (210), which the System Controller receives in one of its two request input queues (212). If it is a coherent request (214), System Controller 110 does a Dtag lookup (snoop) operation on the Snoopbus, followed by a Dtag update operation (216). At the same time as the Dtag lookup, if a read transaction is being performed on an address located in main memory, the System Controller starts a memory cycle (217).
A "snoop operation" simultaneously accesses all the Dtag arrays 134 coupled to the Snoopbus 140 to determine if any of the Dtag arrays 134 store a valid entry for a specified address. Each of the Dtag arrays 134 outputs a 2-bit status value as well as a hit/no-hit bit in response to each snoop operation. The 2-bit status value output by a Dtag array represents the state of a Dtag only if the hit/no-hit bit indicates that a matching entry was found in the Dtag array 134. A "hit" is detected in a Dtag array if the "hit" bit is True and the two bit Dtag state value is not equal to 00.
Depending on the specific transaction request being made, if a "hit" is detected in any of the Dtag arrays 134, data may be sourced from the cache memory of one of the master UPA ports, the cache entries in'some or all of the cache memories which store data for the specified address may be invalidated, or the tag status of one or more the cache entries in the Dtag and Etag arrays may be updated in another manner, as will be described below.
For a coherent read transaction, if the snoop determines that the data is coming from memory because (A) there were no hits for the specified address in the Dtag arrays 134 (222), or (B) all Dtags corresponding to the cache hits are in the unmodified S (Shared Clean) state and the transaction is not a read to own (RDO) transaction (223), then a datapath through the interconnect module 112 from the main memory to the requesting UPA port is set up by the System Controller 110 (224). The System Controller 110 sends a S.sub.-- REPLY message to the requesting UPA port (226) when it is time for the requesting UPA port to receive the data block corresponding to the specified address (228).
A coherent read from another UPA port's cache is required when there is a cache hit (222) for a cache memory in a data processor other than the requesting processor, and either (A) the Dtag for the non-requesting data processor is in the O or M state, indicated a modified data block, or (B) the read transaction is a read to own (P.sub.-- RDO.sub.-- REQ) transaction (223).
When System Controller determines (222, 223) that a data block must be sourced by another UPA port's cache, the System Controller 110 sends a copyback S.sub.-- REQ to the slave interface of the sourcing UPA port, and aborts the memory cycle (240). In systems having more than two data processors, the System Controller also sends invalidate transaction requests (S.sub.-- INV.sub.-- REQ) to all caching UPA master ports for which a cache hit was detected, other than the sourcing UPA port (240).
When the data is ready, the slave UPA port issues a P.sub.-- REPLY to the System Controller 110 (242). System Controller 110 then sends control signals to the interconnect module 112 to form a datapath from the sourcing UPA port to the requesting UPA port (244). The System Controller 112 also sends an S.sub.-- REPLY to the sourcing UPA slave interface to drive the requested data on its UPA data bus, and sends an S.sub.-- REPLY to the requesting UPA master port (246) to prompt it to receive the data from its UPA data bus (228).
In a typical coherent write (P.sub.-- WRI.sub.-- REQ) transaction, invalidate requests are sent by the System Controller to the cache memories storing the same data block as the one being written to main memory (218), and an S.sub.-- REPLY message is issued to the requesting UPA port by the System Controller (230) to cause it to source the data for the write operation (232) after a datapath through the interconnect module 112 from the requesting UPA port to the main memory is set up by the System Controller 110 and the main memory has been primed to write the data (220).
Writeback (P.sub.-- WRB.sub.-- REQ) transactions are handled differently than other coherent write transactions. When the results of the Dtag lookup (snoop) for the transaction are received, if the Dtag corresponding for the specified address in the writeback transaction request is invalid (250), that means another data processor has performed a transaction that required invalidation of the addressed data block. When this happens, the writeback transaction is cancelled by the System Controller by sending a writeback cancel (S.sub.-- WBCAN) reply message back to the requesting UPA port (251), which causes the requesting UPA port to invalidate the contents of its writeback buffer 280 (see FIG. 9).
If the writeback transaction is not cancelled (250), the System Controller sets up a datapath from the requesting UPA port to main memory (252) and sends a write block acknowledgment message (S.sub.-- WAB) to the requesting data process (253), which instructs the requesting data processor to source the data block to main memory (253, 254).
Referring to FIG. 8D, in most cases the Dtag update operation (216) stores new Dtag values in the same Dtag entries that are read during the Dtag lookup operation. However, there are two exceptions concerning read/writeback transaction pairs.
When executing the Dtag update operation for a writeback transaction, if the Dtag transient buffer DtagTB for the requesting processor is currently storing a valid value (255), that means the read transaction paired with the current writeback transaction has been completed (i.e., it completed before the writeback transaction). In that case, the Dtag update operation (256) performed at the end of the writeback transaction transfers the contents of the DtagTB into the Dtag corresponding to the address in the writeback request. If the DtagTB is not currently storing a valid value (255), that means the paired read transaction has not yet completed, in which case the Dtag update operation for the writeback transaction invalidates the Dtag corresponding to the address in the writeback request (257).
Note that if the DtagTB valid bit is set to True when a writeback transaction is canceled, the Dtag update operation still copies the contents of the DtagTB into the associated cache line's Dtag. The Dtags for all other data processors are neither inspected nor changed by the writeback transaction.
When executing the Dtag update operation for a read transaction, if the DVP (dirty victim pending) bit is set to "1" and the lookup of the Dtags for the requesting processor indicates that the corresponding writeback transaction is still pending (i.e., the Dtag state for the address data block is not equal to I) (258), the new Dtag state for the addressed data block is stored in the Dtag transient buffer (DtagTB) awaiting the writeback (259a). Otherwise (i.e., if the Dtag state for the addressed data block is equal to I), the writeback transaction has preceded the read transaction and the new Dtag value generated by the transaction is directly written into the Dtag for the addressed data block (259b).
There is no Dtag update operation for ReadToDiscard transactions since ReadToDiscard operations do not affect the contents of the cache memory of any UPA module. Similarly, the DVP bit should not be set in ReadToDiscard transactions because ReadToDiscard transactions do not displace data blocks in cache memory.
Referring to FIGS. 8A and 8B, a typical non-cached slave read sequence from another UPA Port is as follows. The UPA master port issues a read request (P.sub.-- REQ) on its UPA address bus to the System Controller 110 (210, 212). After decoding the address and determining that the address in not in the coherent domain (214), the System Controller 110 forwards the P.sub.-- REQ to the slave interface of the target (addressed) UPA port on the target UPA's UPA address bus (after arbitrating for it) (260). When the requested data is ready for transmission, the target UPA port issues a P.sub.-- REPLY to the System Controller 110 (261). The System Controller 110 sets up a datapath in the interconnect module from the target UPA port to the requesting UPA port (262), issues an S.sub.-- REPLY to the target UPA port to drive the requested data on its UPA data bus, and issues an S.sub.-- REPLY to the requesting UPA master port (263) to receive the data from its UPA data bus (264).
A typical non-cached slave write sequence to another UPA port is as follows. The UPA master port issues a write request (P.sub.-- REQ) on its UPA address bus to the System Controller 110 (210, 212). After decoding the address and determining that the address is not in the coherent domain (214), the System Controller 110 forwards the P.sub.-- REQ to the addressed UPA port on that port's UPA address bus (after arbitrating for it) (250). The System Controller 110 sets up a datapath in the interconnect module 112 from the requesting UPA port to the target UPA port (266), issues an S.sub.-- REPLY to the requesting master port to drive the data on its UPA data bus, and issues an S.sub.-- REPLY to the target port to receive the data from its UPA data bus (267). The requesting master port considers the transaction completed when it receives the S.sub.-- REPLY and has transferred the data. However, the target UPA port issues a P.sub.-- REPLY when it finishes processing the sourced data (268), which is important for flow control purposes because the P.sub.-- REPLY enables the System to decrement its PReqCnt count of outstanding requests in the target UPA port's slave input request and data queues.
Note that since the address and data paths are independent, and since the slave interface for every UPA port includes both request and data input queues, the request packet and the corresponding data may be forwarded in any order to the UPA port's slave interface, i.e., the data could be given to it before the address, and vice versa. When the data is delivered to the slave interface before the corresponding request packet, the delivered data simply sits in the slave interface's input data queue until the slave interface is ready to process it.
When the slave interface has drained the data and transaction request from its input queue, it issues a P.sub.-- REPLY to the System Controller 110 indicating it is ready for another slave transaction. The System Controller 110 considers the transaction complete at this point.
Flow control is accomplished by ensuring that the sourcing device (A) always knows, in advance, the maximum size of the queue downstream and (B) keeps count of the remaining space in the latter queue. The maximum queue sizes are statically determined by initialization software at power-on from the UPA port ID registers 158 for all the UPA ports and from SC ID register 180 in the System Controller, and written into flow control registers for the queue immediately upstream. The flow control registers in the System Controller are (A) the queue size parameters PREQ.sub.-- RQ and PINT.sub.-- RDQ stored in the System Controller's copy 193 of the UPA Port ID register, and (B) the IntCnt, PReqCnt and SReqCnt counters 194, 195 and 196 in the SC Config Register 190. The other flow control registers in the system are registers 270, 272 in the master interfaces 150 of the UPA ports. In particular, referring to FIG. 5, each master interface 150 of each UPA port 104 includes two registers 270-0, 270-1 that indicate the size of the CO and C1 master class request queues in the System Controller for that UPA port, and two counters 272-0, 272-1 that indicate the number of requests currently pending in each of the two master class request queues. The queue size values in the SCID register SCIQ0, SCIQ1 (183, 184) for each UPA master port are copied into the size registers 270 of each corresponding UPA port master interface by the initialization software at power-on.
Flow control is described more completely in patent application Ser. No. 08/414,875, filed Mar. 31, 1995, which is hereby incorporated by reference.
There are no specific size restrictions or requirements for the data and request output queues, except that each such queue must be large enough to handle the maximum number of requests or data packets that the associated device may want to enqueue. Further, since the sizes of output data and request queues are not relevant to other devices in the system for flow control purposes, those size values are not denoted in the configuration registers accessed by the initialization software.
After the software initialization, the queue upstream does not issue more requests to the queue immediately downstream than what the latter queue has capacity for. An S.sub.-- REPLY from System Controller 110 to the UPA port indicates to the UPA port that System Controller 110 has freed up space for one more request in the respective queue, and is ready for another master request for that queue. A P.sub.-- REPLY from a UPA port to the System Controller 110 indicates to the System Controller 110 that the UPA slave port has freed up space for one more request in its respective queue, and is ready for another slave request.
An upstream device, such as a UPA port, can transmit in quick succession a series of transactions up to the maximum capacity of a downstream queue, without waiting for any replies, and then wait for at least one S.sub.-- REPLY or P.sub.-- REPLY before transmitting any additional requests to the downstream queue.
Flow control is pictorially depicted in FIG. 5. The System Controller 110 input request queues SCIQ0 and SCIQ1 are downstream from the UPA master request class queues CO and C1 respectively (conversely, CO and C1 are upstream). Similarly, all the queues in the UPA slave interface are downstream from the System Controller 110.
Cache Coherence Model Overview
The cache coherence protocol used in the present invention is point-to-point write-invalidate. It is based upon five "MOESI" states maintained in the cache tags (Etags) of caching UPA master ports. (Another embodiment of the present invention, as explained below, uses four "MESI" states for systems using "reflective memory" protocols.) The cache coherence protocol operates only on Physically Indexed Physically Tagged (PIPT) caches. The UPA cache coherence domain is bounded by the physically addressed caches. A first level virtually addressed cache, if present, must be kept coherent by the UPA module itself. The Etag cache states are as follows (see FIG. 10 for Etag cache state transitions):
Invalid (I): the cache index and cache line contents are invalid.
Shared Clean (S): the data block stored in the cache line corresponding to this Etag (A) has not been modified by the data processor coupled to this cache, and (B) may be stored one or more other cache memories.
Exclusive Clean (E): the data block stored in the cache line corresponding to this Etag has not been modified by the data processor coupled to this cache and is not stored in any other cache memories.
Shared Modified (O): the data block stored in the cache line corresponding to this Etag has been modified by the data processor coupled to this cache and may be stored in one or more other cache memories.
Exclusive Modified (M): the data block stored in the cache line corresponding to this Etag has been modified by the data processor coupled to this cache and is not stored in any other cache memories.
In another embodiment of the present invention, for systems using "reflective memory" protocols, only four "MESI" states are used. The reason the O state is not needed is that, in a reflective memory system, whenever a first data processor has a cache miss on a data block stored by a second data processor's cache in the M (Exclusive Modified) state, the copyback operation performed for copying the data block from the second to the first data processor also copies the modified data block to main memory. In the case of a regular copyback operation, at the conclusion of the transaction both data processors store the data block in the S (Shared Clean) state. In the case of a copyback and invalidate operation, the requesting data processor's Etag for the data block is in the E (Exclusive Clean) state and the other data processor's corresponding Etag is invalidated. Thus, in a reflective memory multiprocessor system a data block is never shared while in a modified state. Avoidance of the O state is indicated to the data processor by the System Controller with the use of a special copyback transaction called S.sub.-- CPB.sub.-- MSI.sub.-- REQ (instead of S.sub.-- CPB.sub.-- REQ) which causes the data processor to make the M.fwdarw.S transition instead of the M.fwdarw.O transistion.
The unit of cache coherence is a block size of 64 bytes . Coherent read/write transactions transfer data in 64-byte blocks only, using 4 quadwords.
There is no minimum or maximum cache size requirement. The cache size present in each caching UPA master port is determined by system initialization software, and the number of bits in the cache index are written into a cache index mask (CIM) 194 in the System controller's SC Config register 190.
The System Controller 110 (SC) maintains cache coherence on UPA master caches by sending copyback-invalidation transactions to specific UPA ports in response to read or write access to shared or modified data blocks from other UPA ports. The very first time a data block is referenced by a UPA port, it is given exclusively to that UPA port so that it can subsequently write it directly without going to the interconnect for write permission. On a subsequent reference to that block from another UPA port, the System Controller 110 sends the appropriate copyback-invalidation to the first UPA port and performs a cache-to-cache transfer of data to the requesting UPA port. In general, System Controller 110 guarantees exclusive ownership on stores by invalidating all other copies of the datum before giving write permission to the requesting UPA master port, and all subsequent loads or stores from any other UPA master port always see the latest value of that datum regardless of which master last performed the store.
In an alternate "performance" implementation, the processor performing the store is allowed to proceed even before all other copies have been invalidated. In such an embodiment, other processors may continue to see the old values in their caches for some transient amount of time until the pending invalidation transaction takes affect. However, all store misses from processors which having pending invalidations are delayed and prevented by the interconnect from completing until the invalidations in those processors are completed. In this optimization the System Controller does not wait for all the invalidation replies. However, even when employing this optimization, stores are still exclusive (i.e., only one processor at a time can write to a cache block) and there is never any transient stale state between two stores from two processors to the same cache block.
Referring to FIGS. 7 and 9, the cache coherence protocol of the present invention restricts outstanding copyback-invalidation transactions from System Controller 110 to the UPA port to one per UPA port, and requires the UPA port to service the request with high priority by giving it preference over other local accesses to the coherent cache.
The cache coherence protocol supports writeback caches, and restricts outstanding dirty victim writeback transactions to one per UPA port. To simplify the UPA port handling of dirty victimized lines which are required to be kept in the coherence domain until the writeback is completed, the cache coherence protocol does not allow the UPA master port to retract the writeback transaction if the dirty victim is invalidated before the writeback is completed. Instead, the System Controller is made responsible for remembering that the writeback needs to be aborted (cancelled) when the writeback transaction does come along.
In an alternate embodiment, multiple writeback transactions are supported by providing multiple writeback buffers in the processors, and an equal number of Dtag transient buffers in the System Controller. The same protocol works for a plurality of writeback transactions. The present embodiment uses only one outstanding writeback because the preferred data processor does not issue multiple outstanding cache miss transactions. The alternate embodiment would be a requirement for a data processor which utilizes multiple outstanding cache misses.
In order to avoid snoop interference with a processor's reference to its coherent cache in multiprocessor systems, a duplicate cache index (called the Dtag index) having a duplicate set of tags (Dtags) that mirror the UPA port's Etags is maintained by System Controller 110 for each caching master UPA port. The Dtags utilize four "MOSI" cache states, with the E and M states of the Etags being merged. The Dtags support direct mapped cache memories. For each Etag entry there is a corresponding Dtag entry, such that a lookup on the Dtags by the System Controller 110 correctly indicates the corresponding Etag state for a data block, without interfering with a processors access to its Etags. The Dtag states are as follows:
Invalid (I): the cache index and cache line contents are invalid.
Shared Clean (S): the data block stored in the cache line corresponding to this Etag (A) has not been modified by the data processor coupled to this cache, and (B) may be stored one or more other cache memories.
Shared Modified (O): the data block stored in the cache line corresponding to this Etag has been modified by the data processor coupled to this cache and may be stored in one or more other cache memories.
Exclusive and Potentially Modified (M): the data block stored in the cache line corresponding to this Etag may have been modified by the data processor coupled to this cache and is not stored in any other cache memories.
The reason no E state is used in the Dtags is as follows. When a data processor has a cache miss and requests a datum with the "read to own" transaction request, the data processor's UPA port receives the requested data packet and sets its Etag state to M, while the corresponding Dtag is also set by the System Controller to the M state. Thus, the System Controller "assumes" that the data processor will modify the requested data block and stores a cache line state value indicating the data block has been modified even before the data processor has an opportunity to modify the requested data block. As a result, when a data processor modifies a data block received due to an P.sub.-- RDO.sub.-- REQ transaction request, it does not need to send a transaction to the System Controller since the System Controller's corresponding Dtag will already denote the cache line as being in the M state. In addition, when a load miss causes a data block to be stored in a requesting data processors cache with an Etag in the E state and a Dtag in the M state, the data processor does not perform a transaction request to the System Controller if it thereafter modifies that data block because the Dtag is already in the M state (Exclusive Modified). The merging of the Dtag E state into the M state is herein called the "first write" optimization, and it greatly reduces the number of transactions that must be generated by each data processor.
As described above, in systems using "reflective memory" protocols, the O state is not needed because a modified data block is never shared. As a result, in reflective memory multiprocessor system, only three "MSI" states are used for Dtags.
Support for caching by an I/O UPA port is provided by the System Controller. For instance, if the I/O UPA port has N fully associative cache buffers, then the System Controller will have a corresponding number of fully associative Dtags. System Controller support for an I/O UPA port's cache memory is independent of the I/O busses and I/O coupled to the I/O UPA port.
Referring to FIG. 9, the present invention provides a special mechanism for handling the writeback of displaced cache data blocks, called "dirty victims," where "dirty" refers to the fact that the displaced data block has modified data written by the data processor associated with the UPA port, and where "victim" refers to the displacement of a cache data block when the data processor references another datum which maps to the same cache line as the data block that is being displaced. The cache writeback mechanism of the present invention allows the writeback transaction to be handled independently of the transaction that stores a new data block in the cache line previously occupied by the dirty victim, thereby avoiding the ordering constraints typically associated with writeback transactions.
FIG. 9 shows the processor Etags 132, the processor's single writeback buffer 280, the duplicate entries maintained in the Dtag arrays by the System Controller 110, and the Dtag Transient Buffers (DtagTBs) 282 inside the system controller for each caching UPA master port. The DtagTB acts as the n+1th Dtag entry (where n is the number of Etag entries in the Etag array), and temporarily holds the Dtag state for a new cache block when a cache miss displaces a dirty block from the cache. The cache fill (read) transaction is performed independent from the dirty victim writeback in order to minimize the cache miss penalty.
If the read transaction completes first, the associated Dtag new state information is stored in the DtagTB. Then, when the writeback transaction request for the dirty victim block completes and the Dtag update operation for the writeback transaction is performed, the contents of the DtagTB are transferred to the Dtag entry for the associated cache line for that processor. The DtagTB to Dtag transfer is a Dtag update operation. If the writeback transaction completes first, the DtagTB is not used.
Whenever the valid bit associated with the DtagTB is set, the DtagTB is included in all Dtag lookup operations as well as all Dtag update operations. For instance, it is quite possible for the cache line updated by a cache fill operation to be modified or invalidated by a subsequent transaction, but before the corresponding writeback transaction is performed. For this reason, the DtagTB is treated in all respects the same as any other Dtag entry so long as its valid bit is set and so long as the transaction being performed is not a writeback transaction. The Dtag update operation for a writeback transaction, as indicated above, causes the contents of the DtagTB to be transferred into the regular Dtag array.
FIG. 9 shows two data processors 102-1 and 102-k that cache the same data block A. Processor I has block A in the O state (shared modified), and processor k in S state (shared clean). Processor 1 victimizes block A for a new data block B, and transfers the dirty block A to its writeback buffer 280-1 for writing to memory. The System Controller 110 keeps the Dtag state for block B in the DtagTB 282-1, marks the buffer 282-1 valid, and waits for the writeback transaction. If processor k were to also victimize block A for block B, then block B will simply overwrite block A in the Etags and the Dtags for processor k; and the writeback buffer and DtagTB in processor k will not be used for a transaction as the victim cache line in processor k is clean.
The following is an example sequence of events for a system using the cache coherence protocol of the present invention and the centralized duplicate tags as shown in FIG. 9.
Referring to FIG. 8, a UPA master port asserts a request signal to indicate it wants to arbitrate for the UPA address bus (assuming that a shared UPA address bus is used). The UPA master port eventually wins the arbitration and drives a request packet on the UPA address bus (210).
The System Controller 110 receives the request (212), decodes the transaction type and the physical address in the request packet, and if it is a coherent read or write transaction request (214), the System Controller takes the full address and puts it in the snoop pipeline for a lookup operation (216). The transaction is now considered Active, and will remain Active until the concomitant Update operation is completed for this transaction and an S.sub.-- REPLY is sent to the requesting UPA master port. While the transaction is Active, the System Controller 110 will block new incoming transactions which have the same cache index from becoming Active. Transaction blocking is discussed in detail below in the section of this document entitled "Transaction Activation."
If address specified in the coherent transaction is in main memory, the System Controller also initiates the memory cycle (217). If the address specified is not in main memory, the coherent transaction is terminated with an error.
The System Controller consolidates the results of the lookup from all the Dtags, and in the next cycle determines where the data will come from for a read transaction (222, 223). If the data is to be sourced from main memory, the System Controller continues with the memory cycle. If the data is to be sourced from another master UPA port's cache, the System Controller aborts the memory cycle, and sends a S.sub.-- REQ to at least one of the UPA ports which have a copy of the requested cache line (240). If type of S.sub.-- REQ sent to the sourcing UPA port depending on the type of P.sub.-- REQ from the requesting UPA port: for a P.sub.-- RDO.sub.-- REQ request, the S.sub.-- REQ sent to the sourcing port is an S.sub.-- CPI.sub.-- REQ; for an P.sub.-- RDS.sub.-- REQ or P.sub.-- RDSA.sub.-- REQ, the S.sub.-- REQ sent is a S.sub.-- CPB.sub.-- REQ; and for a P.sub.-- RDD.sub.-- REQ, the S.sub.-- REQ sent is a S.sub.-- CPD.sub.-- REQ.
If the requesting UPA port is requesting exclusive ownership of the specified data block (i.e., the request is a P.sub.-- RDO.sub.-- REQ request) then S.sub.-- REQ invalidation requests are sent to all the ports which have a copy of the requested cache line. The System Controller waits for a P.sub.-- REPLY from the UPA ports to which a S.sub.-- REQ was sent, before generating the S.sub.-- REPLY to the requesting UPA port (246).
Alternately, the System Controller 110 can generate the S.sub.-- REPLY to the requesting UPA port after receiving the P.sub.-- REPLY from the sourcing UPA port, without waiting for the P.sub.-- REPLY's from other UPA ports to which a S.sub.-- REQ was sent. However, the coherent read transaction is not completed and removed from the System Controller's pending transaction status array 200 of Active transactions until the System Controller receives all the P.sub.-- REPLY's from the UPA ports to which a S.sub.-- REQ was sent. This second methodology is the preferred implementation because it minimizes latency. That is, the requesting data processor receives the requested datum earlier when using the second cache coherence protocol. Furthermore the cache invalidation S.sub.-- REQ transactions are performed in parallel with the data transfer to the requesting UPA port, thereby making efficient use of the available system resources.
The Dtags are written simultaneously for all the UPA ports which returned a match in the lookup operation. The MOSI state bits in the Dtags are updated with the new value.
When the data is ready to be transferred to the requesting UPA port, the System Controller sends the acknowledgment S.sub.-- REPLY to the requestor UPA port and the data is transferred on the UPA.sub.-- Databus either from a sourcing cache, or from main memory.
If the Active transaction is a writeback request, then the Dtag lookup and update are only performed for the requesting master UPA Pond, before generating the S.sub.-- REPLY to it for either driving the data on the UPA data bus, or Cancelling the writeback.
If the Active transaction is a write-invalidate request, then the lookup and update are performed in the same manner as for coherent read requests. The System Controller sends an invalidation S.sub.-- REQ to all UPA ports which have a lookup match. The S.sub.-- REPLY to the requesting master UPA port for driving the data on the UPA.sub.-- Databus is held off until all the P.sub.-- REPLY acknowledgments for invalidations are received. Alternately, the System Controller 110 can generate the S.sub.-- REPLY to the requesting UPA port after receiving the P.sub.-- REPLY from only the sourcing UPA port, if any, without waiting for the P.sub.-- REPLY's from other UPA ports to which a S.sub.-- REQ was sent. However, the coherent write transaction is not completed and removed from the System Controllees pending transaction status array 200 of Active transactions until the System Controller receives all the P.sub.-- REPLY's from all the UPA ports to which a S.sub.-- REQ was sent. This second methodology is the preferred implementation because it minimizes latency.
FIG. 10 shows the data packet format for coherent P.sub.-- REQ and S.sub.-- REQ transaction request packets. The NDP (No Dtag Present) bit is set (i.e., to "1") by the System Controller in S.sub.-- REQ request packets only in systems that do not utilize Dtags. In systems in which Dtags are used, the NDP bit is cleared (i.e., set to "0"). The cache controller in each data processor inspects the NDP bit of each received S.sub.-- REQ in order to determine whether or not to use a normal cache access mode or an accelerated mode of cache access.
Additional aspects of the operation of the System Controller 110 are described in patent application Ser. No., 08/415,175, filed Mar. 31, 1995, which is hereby incorporated by reference.
Dual Port Cache Controller
The operation of a standard prior art cache controller was described above, in the Background section of this document, with reference to FIG. 11.
FIG. 12 shows a block diagram of a dual ported cache memory device 440 coupled to a data processor 402 and to a System Controller 110. The cache memory includes a cache line array 404 and a cache tag array 406. The cache line array 404 includes 2.sup.CS cache lines 410, where CS is the number of address bits needed to uniquely identify a cache line 410. Each cache line 410 stores one data block of a fixed size, such as 64 bytes . The cache tag array 406 includes 2.sup.CS cache tags 412.
Cache logic 444, also called the cache controller, controls the operation of the cache memory 440. A comparator circuit 445 compares a portion of the address specified in a cache memory request with the address tag stored in a selected cache tag 412, and also checks the cache state value stored in the selected cache tag to determine whether the address tag is valid.
State update logic 448 is a circuit for updating the address and cache state information stored in the cache tag 412 selected by the address specified in a cache memory request. Cache Line Access/Update Logic 450 is a circuit for reading and writing data from and to the cache line 410 selected by the address specified in a cache memory request.
The cache controller 444 includes an arbiter circuit 446 that arbitrates between memory access requests from the System Controller 110 and the data processor 402. A demultiplexer 452 connects the cache controller's internal data bus 454 to either a data bus 456 associated with the data processor 402 or to a data bus 458 associated with the interconnect, depending on source of the cache access request currently being serviced by the cache controller 444. The data bus connection made by the demultiplexer 452 is based on a DP/SC mode signal that is generated by the arbiter 446.
Since the present invention involves a system and method for speeding cache memory operations by a clock cycle or two when a cache hit occurs, FIG. 12 does not show the circuitry for responding to cache misses by forwarding the memory access request to another memory device, such as a the system's main memory.
When either the data processor 402 or the System Controller 110 initiate a cache memory access operation, an address value and a command signal are presented to the cache memory 440. The address value contains a sequence of address bits, which for the purposes of this explanation are divided into three groups, {A}, {B} and {C}. The full address value presented to the cache memory is represented in this document as {A B C} where {A} represents the most significant address bits, {B} represents a set of middle address bits and {C} represents a set of least significant address bits.
For example, consider a system using a 41 bit address value PA<40:0>, where PA stands for "physical address," and where each unique address value identifies a distinct byte in the system's main memory. If that system includes a data processor having a cache memory 440 with a 64 byte cache line size, and a 512K byte cache memory size, {A} represents the 21 most significant address bits PA<40:19>, {B} represents the 13 middle address bits PA<18:6> and {C} represents the 6 least significant address bits PA<5:0>.
The cache memory 440 in this example has 2.sup.13 cache lines 410 and 2.sup.13 corresponding cache tags 412. Each cache tag 412 stores a cache line state value, and an address tag. The cache line state value indicates whether the corresponding cache line stores valid data and whether the data block stored in the corresponding cache line 410 is exclusively stored by this cache memory or is shared with at least one other cache memory. The cache state value also indicates whether the corresponding cache line stores modified data that will need to be written back to main memory when the data block stored in the cache line 410 is displaced from the cache memory. The address tag in the cache tag 412 stores the {A} address bits PA<40:19>that uniquely identify, along with the cache tag's position in the cache tag array 406 the data block's home base location in main memory.
In the present invention each data processor's cache memory is dual ported. That is, both the data processor 402 and the System Controller 110 can send memory access requests to the data processor's cache memory 440.
In fact, in the present invention, cache access requests from the System Controller (stored in the S.sub.-- REQ buffer 442) are always given higher priority than cache access requests from the data processor 402. More particularly, whenever a cache access request is selected by arbiter 446 for processing, the selected request is always processed to completion. Then, up on completion of that request, if them are requests pending from both the data processor and the System Controller, the request from the System Controller is always selected by the arbiter 446 and passed on to the other cache logic within the cache controller 444. Thus, the arbiter 446 is a fixed priority encoder. The arbiter outputs a DP/SC mode signal to demultiplexer 452 to control the routing of data signals to and from the cache controller's internal data bus 454.
There are two preferred embodiments of the System Controller: one which includes Dtags, as described above, and one which does not include Dtags. As shown in FIG. 10, in all cache memory access requests (also called S.sub.-- REQ's elsewhere in this document) by the System Controller 110 to any UPA port there is a NDP (no Dtag present) mode flag. The NDP flag is set equal to "0" in systems in which the System Controller includes Dtags, and is set to "1" in systems in which the System controller does not include Dtags. The NDP flag is a "mode" flag because it controls the mode of operation of the cache controllers in all the data processors 402 coupled to the System Controller 110.
Referring once again to FIG. 12, the cache controllers of all data processors coupled to the System Controller have two modes of operation: a normal mode of operation in which a cache hit/miss signal is generated before a read/write transaction to the cache memory's arrays 404, 406 is allowed to proceed, and an accelerate mode in which the circuitry for generating the cache hit/miss signal is suppressed and access to the cache memory's arrays proceeds without waiting for the cache hit/miss signal to be generated, thereby accelerating processing of the cache access request by one or two clock cycles.
More particularly, the cache memory operations that are accelerated when NDP equals "0" are write access to the cache tag array 406 for storing update cache state value and new address tag values, and read/write access to the cache line array 404 for both reading and writing data from and to the cache memory. It is noted that read access to the cache tag array 406 always proceeds immediately upon the initiation of processing of all access requests, and thus read access to the cache tag array 406 is not accelerated by the present invention.
Whenever a System Controller that uses Dtags sends a cache access request to cache memory 440 via UPA port 104, it has already inspected the corresponding Dtag in the Dtag array 134 for data processor 402 and has determined from the Dtag that the data block to be accessed is currently stored in data processor 402's cache memory 440. In other words, the System Controller 110 never sends a cache memory access request to UPA port 104 unless it already has determined from the Dtags 134 that the cache memory 440 supported by UPA port 104 contains the data block referenced by the access request's associated address value.
As a result, it is unnecessary for the cache controller 444 of the receiving UPA port 104 to determine whether there is a cache hit whenever it receives a cache access request from the System Controller with the NDP bit equal to "0".
On the other hand, when a System Controller that does not use Dtags sends a cache access request to a cache memory 440 via its UPA port 104, it is possible that the cache memory 440 does not store the data block referenced by the cache access request. Therefore it is necessary for the cache memory 440 to perform its normal cache hit/miss determination before processing such cache access requests.
As shown in FIG. 12, the arbiter 446 receives cache access requests and, in response, outputs four signals: an address {A B C}, a transaction type (also called a command), an NDP mode flag, and a DP/SC mode signal. The NDP mode flag is transmitted to the comparator 445 as well as the State Update Logic 448 and the Cache Line Access/Update Logic 450. The NDP mode flag is always set to "1" for access requests from the data processor, and is set to the value of the NDP flag in the access requests received from the System Controller.
When the NDP mode flag is set to "1", the cache controller 444's subcircuits, including comparator 445, State Update Logic 448 and Cache Line Access/Update Logic 450, function in their normal mode of operation, as described above in the Background section of this document with reference to FIG. 11.
When the NDP mode flag is set to "0", the normal operation of the comparator 445 is suppressed and, instead, the cache hit/miss signal output by the comparator 445 is immediately set to the hit value (e.g., "1"). In addition. When the NDP mode flag is set to "0", the operation of the State Update Logic 448 and Cache Line Access/Update Logic 450 is accelerated. In particular, the State Update Logic 448 and Cache Line Access/Update Logic 450 normally have a multiple clock cycle wait state while waiting for the {B} address bits to access one of the cache tags and one of the cache lines and for the comparator 445 to generate a hit/miss signal. The duration of that wait state is reduced by one or two clock cycles, depending on the particular circuitry and clock cycle being used, when the NDP mode flag is set to "1". As a result, operation of the cache memory in each of the data processors 402 is accelerated for System Controller S.sub.-- REQ's when the System Controller uses Dtags.
Thus, in a copyback transaction (e.g., an S.sub.-- CPB.sub.-- REQ cache access request) generated by a System Controller that uses Dtags, the data stored in the cache line identified by the {B} address bits in the cache access request is sourced by a sourcing cache memory 440 to the requesting data processor without checking the corresponding address tag and without checking the cache line state value in the cache tag. Similarly, in a cache line invalidate transaction (e.g., an S.sub.-- INV.sub.-- REQ cache access request), a new cache line state value, denoting an invalid state value, is stored in the cache tag specified by the {B} address bits without checking the corresponding address tag.
Alternate Embodiments
While the present invention has been described with reference to a few specific embodiments, the description is illustrative of the invention and is not to be construed as limiting the invention. Various modifications may occur to those skilled in the art without departing from the true spirit and scope of the invention as defined by the appended claims.
Claims
What is claimed is:
1. A cache memory controller for controlling access to a cache memory array for storing a set of data blocks, said cache memory controller comprising: two ports for receiving access requests, including a first port for receiving access requests from a first device and a second port for receiving access requests from a second device distinct from said first device; all said access requests from said first device and from said second device including an address value, said access requests from said second device further including a mode flag; each address value including a first set of most significant address bits, and a second set of cache index address bits; a hit/miss signal generator for processing said address value in each access request so as to generate a hit/miss signal indicating whether a data block corresponding to said address value is stored in said cache memory device; and access circuitry having two modes of operation, including a first standard mode of operation in which read/write access to said cache memory array is preceded by generation of said hit/miss signal by said hit/miss signal generator in response to said access request's address value, and a second accelerated mode of operation in which operation of said hit/miss signal generator is suppressed and read/write access to said cache memory array is initiated without waiting for said hit/miss signal generator to process said access request's address value; wherein said access circuitry uses said first mode of operation for all access requests by said first device and for access requests by said second device when said mode flag has a first value, and uses said second mode of operation for access requests by said second device when said mode flag has a second value distinct from said first value.
2. A cache memory device, comprising: a cache line array having 2.sup.N cache lines for storing 2.sup.N data blocks; a cache tag array having 2.sup.N cache tags, each cache tag denoting a cache line state value and an address tag for a corresponding one of said 2.sup.N cache lines; a cache controller for controlling access to said cache memory device, said cache controller having two ports for receiving access requests, including a first port for receiving access requests from a first device and a second port for receiving access requests from a second device distinct from said first device; all said access requests from said first device and from said second device including an address value, said access requests from said second device further including a mode flag; each address value including a first set of most significant address bits, and a second set of cache index address bits; said cache controller further including: a comparator for comparing said first set of address bits in each access request's address value with the address tag stored in the one of said cache tags corresponding to said cache index address bits in said each access request's address value and generating a hit/miss signal indicating whether said first set of address bits match said address tag; and access circuitry having two modes of operation, including a first standard mode of operation in which read/write access to said cache line array and write access to said cache tag array is preceded by generation of said hit/miss signal by said comparator in response to said access request's address value, and a second accelerated mode of operation in which read/write access to said cache line array and write access to said cache tag array are initiated without waiting for said comparator to process said access request's address value; wherein said access circuitry uses said first mode of operation for all access requests by said first device and for access requests by said second device when said mode flag has a first value, and uses said second mode of operation for access requests by said second device when said mode flag has a second value distinct from said first value.
3. A cache memory controller for controlling access to a cache memory array for storing a set of data blocks, said cache memory controller comprising: at least one port for receiving access requests, all of said access requests including an address value, each address value including a first set of most significant address bits, and a second set of cache index address bits; at least a subset of said access requests further including a mode flag; a hit/miss signal generator for processing said address value in each access request so as to generate a hit/miss signal indicating whether a data block corresponding to said address value is stored in said cache memory device; and access circuitry having two modes of operation, including a first standard mode of operation in which read/write access to said cache memory array is preceded by generation of said hit/miss signal by said hit/miss signal generator in response to said access request's address value, and a second accelerated mode of operation in which operation of said hit/miss signal generator is suppressed and read/write access to said cache memory array is initiated without waiting for said hit/miss signal generator to process said access request's address value; wherein said access circuitry uses said first mode of operation for any access requests that do not include said mode flag as well as for access requests having said mode flag set to a first value, and uses said second mode of operation for access requests having said mode flag set to a second value distinct from said first value.
4. The cache memory controller of claim 3, wherein said cache memory array includes: a cache line array having 2.sup.N cache lines for storing 2.sup.N data blocks; and a cache tag array having 2.sup.N cache tags, each cache tag denoting a cache line state value and an address tag for a corresponding one of said 2.sup.N cache lines; said hit/miss signal generator including a comparator for comparing said first set of address bits in each access request's address value with the address tag stored in the one of said cache tags corresponding to said cache index address bits in said each access request's address value and generating said hit/miss signal so as to indicate whether said first set of address bits match said address tag.
5. A method of controlling access to a cache memory array for storing a set of data blocks, comprising the steps of: receiving access requests, all of said access requests including an address value, each address value including a first set of most significant address bits, and a second set of cache index address bits; at least a subset of said access requests further including a mode flag; in a first mode of operation, processing said address value in each access request so as to generate a hit/miss signal indicating whether a data block corresponding to said address value is stored in said cache memory array, and then enabling access to said cache memory array in accordance with said hit/miss signal; said first mode of operation being utilized for any access requests that do not include said mode flag as well as for access requests having said mode flag set to a first value; and in a second, accelerated mode of operation, enabling access to said cache memory array without generating said hit/miss signal; said second mode of operation being utilized for access requests having said mode flag set to a second value distinct from said first value.
6. The method of claim 5, including storing 2.sup.N cache tags in a cache tag array, each cache tag denoting a cache line state value and an address tag for a corresponding one of 2.sup.N cache lines in said cache memory array; and said address value processing step including comparing said first set of address bits in each access request's address value with the address tag stored in the one of said cache tags corresponding to said cache index address bits in said each access request's address value and generating said hit/miss signal so as to indicate whether said first set of address bits match said address tag.
7. The method of claim 5, said receiving step including receiving at a first port access requests from a first device and receiving at a second port access requests from a second device distinct from said first device, wherein only said access requests from said second device include said mode flag; wherein said method provides accelerated cache memory access only to access requests from said second device for which said mode flag is equal to said second value.
Patent Citations (4)
Non-Patent Literature (2)
- Alpert, D., et al., "Architecture of the NS32532 Microprocessor", 1987 IEEE International Conference on Computer Design: VLSI in Computers & Processors, No. 1987, Oct. 5, 1987, pp. 168-172.
- Jung-Herng Chang et al, "A Second-Level Cache Controller for A Super-Scalar SPARC Processor", Compcon 92, Intellectual Leverage, Feb. 24-28 1992, No. Conf. 37, Feb. 24, 1992, IEEE, pp. 142-151.