US 5,604,696 AGrant
Stacked Capacitor Type Semiconductor Memory Device With Good Flatness Characteristics
Issue Date:1997-02-18
•19 Claims
•34 Drawing Sheets
Abstract
In a stacked capacitor type semiconductor device, first and second insulating layers are formed on a semiconductor substrate. A capacitor lower electrode layer is formed in an opening formed within the second insulating layer, and is electrically connected via a contact hole of the first insulating layer to an impurity doped region of the semiconductor substrate. A capacitor insulating layer is formed on the capacitor lower electrode layer, and a capacitor upper electrode layer is formed on the capacitor insulating layer.
Metadata
Assignee
- NEC Corporation
Inventor
- Yoshihiro Takaishi
Application Information
Application Number:US 5069793
Filing Date:1995-07-28
Priority Date:1994-07-29
Art Unit:251
Classifications
IPC:
H01L 2702
Field of Search:
365257149303;305;306;307;308;309;311
Patent Drawings (34 sheets)
Description
Background of the Invention
1. Field of the Invention
The present invention relates to a stacked capacitor used in a memory cell of a dynamic random access memory (DRAM) device.
2. Description of the Related Art
Generally, in a DRAM device, each memory cell is constructed by a MOS transistor and a capacitor. A stacked capacitor, which has lower and upper electrodes and an insulating layer therebetween, has been used as such a capacitor. Since the stacked capacitor is three-dimensional, the capacitance thereof can be increased, to thereby enhance the integration of the DRAM device.
In a prior art stacked capacitor type DRAM device, an insulating layer is formed on a semiconductor substrate. A capacitor electrode layer is formed on the insulating layer and is electrically connected via a contact hole of the insulating layer to an impurity doped region of the semiconductor substrate. Also, a capacitor insulating layer is formed on the capacitor lower electrode layer, and a capacitor upper electrode layer is formed on the capacitor insulating layer. This will be explained later in detail.
In the above-described prior art stacked capacitor type DRAM device, however, a step between a memory cell array area and a peripheral circuit area is so large that it is difficult to arrange wiring patterns around an interface between the memory cell array area and the peripheral circuit area. Particularly, when the device is highly integrated, the depth of focus of an exposure system used in a lithography process is reduced, so that a fine pattern cannot be formed on such a step.
Summary of the Invention
It is an object of the present invention to reduce a step between a memory cell array area for stacked capacitors and a peripheral circuit area in a DRAM device.
Another object is to provide a highly integrated stacked capacitor type semiconductor device.
According to the present invention, in a DRAM device, first and second insulating layers are formed on a memory cell array area and a peripheral circuit area of a semiconductor substrate. A plurality of openings are formed in the second insulating layer on the memory cell array area. Stacked capacitors are buried in the openings, and are electrically connected via contact holes of the first insulating layer to impurity doped regions of the semiconductor substrate.
Also, according to the present invention, in a DRAM device, first and second insulating layers are formed on a memory cell array area and a peripheral circuit area of a semiconductor substrate. A groove is formed in the second insulating layer, so that the second insulating layer in the memory cell array area is divided into a plurality of islands. Stacked capacitors are formed on the islands, and are electrically connected via contact holes of the second insulating layer and contact holes of the first insulating layer to impurity doped regions of the semiconductor substrate.
Thus, a step between the memory cell array area and the peripheral circuit area is reduced.
Brief Description of the Drawings
The present invention will be more clearly understood from the description as set forth below, as compared with the prior art, with reference to the accompanying drawings, wherein:
FIG. 1 is a cross-sectional view illustrating a prior art DRAM deice;
FIG. 2 is a cross-sectional view illustrating a first embodiment of the DRAM device according to the present invention;
FIG. 3 is a traverse cross-sectional view of the capacitor lower electrode layer and the capacitor upper electrode layer of FIG. 2;
FIG. 4A through 4I are cross-sectional views for explaining the manufacturing steps of the device of FIG. 2;
FIG. 5 is a cross-sectional view illustrating a second embodiment of the DRAM device according to the present invention;
FIG. 6 is a traverse cross-sectional view of the capacitor lower electrode layer and the capacitor upper electrode layer of FIG. 5;
FIGS. 7A through 7M are cross-sectional views for explaining the manufacturing steps of the device of FIG. 5;
FIG. 8 is a cross-sectional view illustrating a modification of the device of FIG. 5;
FIG. 9 is a cross-sectional view illustrating a third embodiment of the DRAM device according to the present invention;
FIG. 10 is a traverse cross-sectional view of the capacitor lower electrode layer and the capacitor upper electrode layer of FIG. 9;
FIGS. 11A through 11I are cross-sectional views for explaining the manufacturing steps of the device of FIG. 9;
FIG. 12 is a cross-sectional view illustrating a modification of the device of FIG. 9;
FIG. 13 is a cross-sectional view illustrating a fourth embodiment of the DRAM device according to the present invention;
FIGS. 14A through 14K are cross-sectional views for explaining the manufacturing steps of the device of FIG. 13; and
FIG. 15 is a cross-sectional view illustrating a modification of the device of FIG. 13.
Description of the Preferred Embodiments
Before the description of the preferred embodiments, a prior art DRAM device will be explained with reference to FIG. 1.
In FIG. 1, X designates a memory cell array area, and Y designates a peripheral circuit area for address buffers, address decoders sense amplifiers and the like. In a P-type monocrystalline silicon substrate 1, a thick field silicon oxide layer 2 is formed for isolating elements from eack other. Also, gate thin silicon oxide layers 3 and gate electrode layers 4 are formed thereon. Further, N.sup.+ -type impurity doped regions 5-1 through 5--5 are formed within the silicon substrate 1. Note that the region 5-1 is a drain region of a MOS transistor or so-called cell transistor for connection of a bit line the region 5-2 is for a source region of the cell transistor, and the regions 5-3 and 5-4 are for source and drain regions of a transistor of the peripheral circuit area Y.
Also, a silicon oxide layer 6 is formed on the gate electrode layers 3, and is flattened by using a chemical mechanical polishing (CMP) process. A contact hole CONT1 is perforated in the silicon oxide layer 6, and a conductive layer 7 is deposited by a chemical vapor deposition (CVD) process thereon. In this case, the conductive layer 7 is also buried in the contact hole CONT1, and the conductive layer 7 is patterned to form one bit line. Note that the conductive layer 7 is made of phosphorus or arsenic including polycrystalline silicon or high melting temperature metal such as Ti and W.
Further, an insulating layer 8 is formed thereon. The insulating layers 6 and 8 are patterned to form contact holes CONT2 therein.
Also, capacitor lower electrode layers 9 are formed thereon, and are connected via the contact holes CONT2 to the impurity doped regions 5-2. Also, a capacitor insulating layer 10 and a capacitor upper electrode layer 11 which is called a cell plate made of laminated titanium nitride (TiN) and W are formed commonly for the memory cells.
Then, an insulting layer 12 is formed thereon, and first wiring layers 13 made of aluminum are formed by using a sputtering process. Finally, another insulating layer and second wiring layers (not shown) are formed.
In order to increase the capacitance of each stacked capacitor while enhancing the integration of the device as illustrated in FIG. 1, the height of the capacitor lower electrode layers 9 has to be increased, i.e., the aspect ratio of the capacitor lower electrode layers 9 has to be increased. For example, in a 256 Mbit DRAM device, an area per one memory cell is about 0.5 to 0.6 .mu.m.sup.2 and the capacitance thereof should be more than 30 fF in accordance with the memory cell reduction rule. Therefore, if the capacitor insulating layer 10 is equivalent to a 4 nm thick silicon oxide layer, the height of the capacitor lower eletrode layers 9 should be approximately 1 .mu.m.
Thus, in the prior art DRAM device as illustrated in FIG. 1 applied to a 256 Mbit configuration, a step S between the memory cell array area X and the peripheral circuit area Y is so large, for example, 1 .mu.m, that it is impossible to form the first wiring layers 13 and the second wiring layers around the interface between the memory cell array area X and the peripheral circuit area Y due to the reduced depth of focus of an exposure system used in a lithograply process.
In FIG. 2, which illustrates a first embodiment of the present invention, an about 500 to 1000 nm thick insulating layer 21 made of silicon oxide is formed on the insulating layer 8. A plurality of openings are perforated in the insulating layer 21, and stacked capacitors are buried in the openings, that is, a capacitor lower electrode layer 22 is formed within each of the openings. The capacitor lower electrode layer 22 is made of phosphorus or arsenic doped polycrystalline silicon or high melting temperature metal such as TiN. The capacitor lower electrode layer 22 is electrically connected via the contact hole CONT2 to the impurity doped region 5-2. Also, a capacitor insulating layer 23 and a capacitor upper electrode layer 24 made of laminated TiN and W are formed commonly for the memory cells.
Then, an insulating layer 25 is formed thereon, and first wiring layers 26 made of aluminum are formed by using a sputtering process. Finally, another insulating layer and second wiring layers (not shown) are formed.
Thus, in the first embodiment as illustrated in FIG. 2, a step S between the memory cell array area X and the peripheral circuit area Y is remarkably reduced. Note that the step S depends mainly upon the thickness of the capacitor upper electrode layer 24 which is less than 200 nm thick.
In FIG. 3, which is a traverse cross-sectional view of the capacitor lower electrode layer 22 and the capacitor upper electrode layer 24 taken along the line at the middle of the openings of the insulating layer 21 of FIG. 2, a stacked capacitor is formed by the capacitor lower electrode layer 22, the capacitor upper electrode layer 24, and the capacitor insulating layer 23 therebetween, which are located within the opening of the insulating layer 21.
The manufacture of the device of FIG. 2 is explained next with reference to FIGS. 4A through 4I.
First, referring to FIG. 4A, a thick field silicon oxide layer 2 is formed by using a local oxidation of silicon (LOCOS) process in a P.sup.- -type monocrystalline silicon substrate 1. Then, a gate thin silicon oxide layer 3 is formed by thermally oxidizing the silicon substrate 1, and a gate electrode layer 4 is formed by a CVD process thereon. Then, N.sup.+ -type impurity doped regions 5-1 through 5-4 are formed by indroducing N-type impurity ions into the silicon substrate 1 with a mask of the field silicon oxide layer 2 and the gate electrode layer 4. Then, a silicon oxide layer 6 is formed by a CVD process and is flattened by a CMP process. Then, a contact hole CONT1 is perforated in the silicon oxide layer 6. Then, a conductive layer 7 made of phosphorus or arsenic doped polycrystalline silicon or high melting temperature metal such as Ti and W is formed by a CVD process, to form one bit line. The conductive layer 7 is electrically connected via the contact hole CONT1 to the impurity doped region 5-1. Then, an insulating layer 8 is formed thereon by a CVD process. The insulating layer 8 is made of silicon oxide including an excess of 2 to 12 at % silicon, which is called a silicon rich oxide (SRO) layer.
Next, referring to FIG. 4B, contact holes CONT2 are perforated in the insulating layer 8 and the silicon oxide layer 7. Then, a phosphorus doped polycrystalline silicon layer 22' is formed thereon by a CVD process. Next, the polycrystalline silicon layer 22' is flattened by a CMP process, so that the polycrystalline silicon layer 22' is buried in the contact holes CONT2, as shown in FIG. 4C.
Next, referring to FIG. 4D, an about 500 to 1000 nm thick insulating layer 21 made of silicon oxide is formed by a CVD process. Then, openings 21a are perforated in the insulating layer 21 by a reactive ion etching (RIE) process using a mixture gas of C.sub.4 H.sub.8 and CO. According to this RIE process, the etching rate of the insulating layer (SiO.sub.2) 21 is remarkably larger than that of the insulating layer (SRO) 8, so that the insulating layer 8 is hardly etched. Also, the polycrystalline silicon layer 22' is hardly etched.
Note that, if the excess silicon of the insulating layer (SRO) 8 is larger than 12 at %, the insulating characteristics are remarkable reduced, in other words, the resistance value is reduced by less than 1/100 as compared with silicon oxide. Therefore, the excess silicon of the insulting layer 8 is preferably about 2 to 12 at %.
Next, referring to FIG. 4E, a capacitor lower electrode layer 22 made of phosphorus doped polycrystalline silicon or high melting temperature metal such as TiN, Pt or W is formed by a CVD process or a sputtering process. Thereafter, a core insulating layer 27 made of boron including phospho-silicated glass (BPSG) is formed by a CVD process.
Next, a CMP process is performed upon the core insulating layer 27, and thereafter, a CMP process is further performed upon the capacitor lower electrode layer 22. As a result, as shown in FIG. 4F, the core insulating layer 27 is left in the openings of the insulating layer 21.
Next, referring to FIG. 4G, the core insulating layer 27 is etched by fluoric hydrogen gas under a low pressure less than 100 Torr at a chamber temperature of about 200.degree. C. In this etching process, the etching rate of the core insulating layer (BPSG) 27 is remarkably larger than that of the insulating layer 21 by about 1000 times, so that the insulating layer 21 is hardly etched. Thus, the capacitor lower electrode layer 22 is electrically connected via the contact hole CONT2 to the impurity doped region 5-2.
Next, referring to FIG. 4H, a capacitor insulating layer 23 made of silicon nitride, or ferroelectrics such as tantalum oxide, strontium titanate (STO), barium strontium titanate (BST) or lead titanium zirconate (PZT) is formed. Then, a capacitor upper electrode layer 24 made of laminated TiN and W is formed by a sputtering process
Finally, referring to FIG. 4I, the capacitor upper electrode layer 24 and the capacitor insulating layer 23 are patterned.
Then, an insulating layer 25 and a first aluminum wiring layers 26 are formed to complete the device of FIG. 2.
In FIG. 5, which illustrates a second embodiment of the present invention, another capacitor upper electrode layer 24a is formed on sidewalls of the openings of the insulating layer 21 of FIG. 2, and another capacitor insulating layer 23a is formed between the capacitor lower electrode layer 22 and the capacitor upper electrode layer 24a. The capacitor upper electrode layer 24a is electrically connected via a contact hole CONT3 to the capacitor upper electrode layer 24.
Thus, also in the second embodiment as illustrated in FIG. 5, a step S between the memory cell array area X and the peripheral circuit area Y is remarkably reduced.
In FIG. 6, which is a traverse cross-sectional view of the capacitor lower electrode layer 22 and the capacitor upper electrode layer 24 (24a) taken along the line at the middle of the openings of the insulating layer 21 of FIG. 5, a stacked capacitor is formed not only by the capacitor lower electrode layer 22, the capacitor upper electrode layer 24, and the capacitor insulating layer 23 therebetween, but also by the capacitor lower electrode layer 22, the capacitor upper electrode layer 24a, and the capacitor insulating layer 23a therebetween. Also, the elements of the stacked capacitor are located within the opening of the insulting layer 21. Thus, the capacitance of the stacked capacitor is increased as compared with that in the first embodiment.
The manufacture of the device of FIG.5 is explained next with reference to FIGS. 7A through 7I.
First, referring to FIGS. 7A, 7B and 7C, the same processes as shown in FIGS. 4A, 4B and 4C are carried out.
Next, referring to FIG. 7D, an about 500 to 1000 nm thick insulating layer 21 made of silicon oxide is formed by a CVD process. Then, an about 100 to 200 mn thick titanium nitride layer 31 is formed thereon, and thereafter, an about 100 nm thick silicon oxide layer 32 for a back-etching process is formed.
Next, referring to FIG. 7E, the silicon oxide layer 32 and the titanium nitride layer 31 are etched by an RIE process with a resist mask (not shown), Subsequently, openings 21a are perforated in the insulating layer 21 by this RIE process. In the same way as in FIG. 4D, this RIE process uses a mixture gas of C.sub.4 H.sub.8 and CO. According to this RIE process, the etching rate of the insulating layer (SiO.sub.2) 21 is remarkably larger than that of the insulating layer (SRO) 8, so that the insulating layer 8 is hardly etched. Also, the polycrystalline silicon layer 22' is hardly etched.
Next, referring to FIG. 7F, a titanium mitride layer 33 is again formed. Note that the thickness of the titanium nitride layer 33 is smaller than that of the titanium nitride layer 31. The titanium nitride layer 33 is anisotropically etched back by an RIE process using a mixture gas of HBr and Cl.sub.2. As a result, as shown in FIG. 7G, the titanium nitride layer 33 is left on only the sidewalls of the openings 21a of the insulating layer 21.
Then, the silicon oxide layer 32 is etched by using the same RIE process as shown in FIG. 7E. As a result, as shown in FIG. 7H, the capacitor upper electrode layer 24a is formed by the layers 31 and 33.
Next, referring to FIG. 7I, a capacitor insulating layer 23a made of silicon nitride, or ferroelectrics such as tantalum oxide, STO, BST or RZT is formed by a CVD process.
Next, referring to FIG. 7I, in a similar way as that shown in FIG. 4E, a capacitor lower electrode layer 22 made of phosphorus doped polycrystalline silicon or high melting temperature metal such as TiN, Pt or W is formed by a CVD process or a sputtering process.
Thereafter, a core insulating layer 27 made of BPSG is formed by a CVD process.
Next, a CMP process is performed upon the core insulating layer 27, and thereafter, a CMP process is further performed upon the capacitor lower electrode layer 22. As a result, as shown in FIG. 7J, the core insulating layer 27 is left in the openings of the insulating layer 21.
Next, referring to FIG. 7K, in the same way as in FIG. 4G, the core insulating layer 27 is etched by fluoric hydrogen gas under a low pressure less than 100 Torr at a chamber temperature of about 200.degree. C. In this etching process, the etching rate of the core insulating layer (BPSG) 27 is remarkably larger than that of the insulating layer 21 by about 1000 times, so that the insulating layer 21 is hardly etched. Thus, the capacitor lower electrode layer 22 is electrically connected via the contact hole CONT2 to the impurity doped region 5-2. Also, a contact holes CONT3 is perforated in the capacitor insulating layer 23a.
Next, referring to FIG. 7L, in the same way as in FIG. 4H, a capacitor insulating layer 23 made of silicon nitride, or ferroelectrics such as tantalum oxide, STO, BST or PZT is formed. Then, a capacitor upper electrode layer 24 made of laminated TiN and W is formed by a sputtering process
Finally, referring to FIG. 7M, in the same way as in FIG. 4I, the capacitor upper electrode layer 24 and the capacitor insulating layer 23 are patterned.
Then, an insulating layer 25 and a first aluminum wiring layers 26 are formed to complete the device of FIG. 5.
In FIG. 8, which is a modification of the device of FIG. 5, the capacitor upper electrode layer 22a is provided on only the sidewalls of the openings of the insulating layer 21. That is, the capacitor upper electrode layer 22a is not provided on the insulating layer 21. In this case, the capacitor upper electrode layer 22a is directly connected to the capacitor electrode layer 22. Thus, in the device of FIG. 5, a step S between the memory cell array area X and the peripheral circuit area Y is reduced as compared with the second embodiment as illustrated in FIG. 5. However, the capacitance of the stacked capacitor is a little reduced as compared with the second embodiment as illustrated in FIG. 5. The manufacture of the device of FIG. 8 is the same as that of the device of FIG. 5 except that the titanium nitride layer 31 and the silicon oxide layer 32 as shown in FIG. 7D are not formed.
In FIG. 9, which illustrates a third embodiment of the present invention, an about 500 to 1000 nm thick insulating layer 21 made of silicon oxide is formed on the insulating layer 8. A plurality of grooves such as rectangular grooves are perforated in the insulating layer 21, so that a plurality of insulating islands 21' are formed in the memory cell array area X. Stacked capacitors are formed on the insulating islands 21'. That is, a capacitor lower electrode layer 22 is formed on each of the insulating islands 21'. The capacitor lower electrode layer 22 is made of phosphorus or arsenic doped polycrystalline silicon or high melting temperature metal such as TiN. The capacitor lower electrode layer 22 is electrically connected via a contact hole CONT4 of the respective insulating island 21' and the contact hole CONT2 to the impurity doped region 5-2. Also, a capacitor insulating layer 23 made of silicon nitride, or ferroelectrics such as tantalum oxide, STO, BST or PZT is formed on the capacitor lower electrode layer 22. Further, a capacitor upper electrode layer 24 made of laminated TiN and W are formed commonly for the memory cells. Then, an insulating layer 25 is formed thereon, and first wiring layers 26 made of aluminum are formed by using a sputtering process. Finally, another insulating layer and second wiring layers (not shown) are formed.
Thus, also in the third embodiment as illustrated in FIG. 9, a step S between the memory cell array area X and the peripheral circuit area Y is remarkably reduced.
In FIG. 10, which is a traverse cross-sectional view of the capacitor lower electrode layer 22 and the capacitor upper electrode layer 24 taken along the line at the middle of the insulating islands 21' of the insulating layer 21 of FIG. 9, a stacked capacitor is formed by the capacitor lower electrode layer 22, the capacitor upper electrode layer 24, and the capacitor insulating layer 23 therebetween.
The manufacture of the device of FIG. 9 is explained next with reference to FIGS. 11A through 11K.
First, referring to FIGS. 11A, 11B and 11C, the same processes as shown in FIGS. 4A, 4B and 4C are carried out.
Next, referring to FIG. 11D, an about 500 to 1000 nm thick insulating layer 21 made of silicon oxide is formed by a CVD process. Then, contact holes CONT4 are perforated in the insulating layer 21. Then, a phosphorus doped polycrystalline silicon layer 22" is buried in the contact holes CONT4 in the same way as the phosphorus doped polycrystalline silicon layer 22' buried in the contact holes CONT2. Then, an about 100 to 200 nm thick titanium nitride layer 41 is formed thereon, and thereafter, an about 100 nm thick silicon oxide layer 32 for a back-etching process is formed.
Next, referring to FIG. 11E, the silicon oxide layer 42 and the titanium nitride layer 41 are etched by an RIE process with a resist mask (not shown). Subsequently, grooves 2lb are perforated in the insulating layer 21 by this RIE process. As a result, insulating islands 21' are formed in the memory cell array X. Note that this RIE uses a mixture gas of C.sub.4 H.sub.8 and CO in the same way as in FIG. 4D. Therefore, the etching rate of the insulating layer (SiO.sub.2) 21 is remarkably larger than that of the insulating layer (SRO) 8, so that the insulating layer 8 is hardly etched.
Next, referring to FIG. 11F, a titanium nitride layer 43 is again formed. Note that the thickness of the titanium nitride layer 43 is smaller than that of the titanium nitride layer 41. The titanium nitride layer 43 is anisotropically etched back by an RIE process using a mixture gas of HBr and Cl.sub.2. As a result, as shown in FIG. 11G, the titanium nitride layer 43 is left on only the sidewalls of the insulating islands 21' of the insulating layer 21.
Thus, a capacitor lower electrode layer 22 is constructed by the layers 41 and 42.
Next, referring to FIG. 11H, a capacitor insulating layer 23 made of silicon nitride, or ferroelectrics such as tantalum oxide, STO, BST or PZT is formed by a CVD process. Also, a capacitor insulating layer 23 made of silicon nitride, or ferroelectrics such as tantalum oxide, STO or BST or PZT. Then, a capacitor upper electrode layer 24 made of laminated TiN and W is formed by a sputtering process.
Finally, referring to FIG. 11I, the capacitor upper electrode layer 24 and the capacitor insulating layer 23 are patterned.
Then, an insulating layer 25 and first aluminum wiring layers 26 are formed to complete the device of FIG. 9.
In FIG. 12, which is a modification of the device of FIG. 9, the capacitor lower electrode layer 22 on the insulating layer 21 on the peripheral circuit area Y is not provided. As a result, a step S between the memory cell array area X and the peripheral circuit area Y is reduced as compared with the third embodiment illustrated in FIG. 9. The manufacture of the device of FIG. 12 is the same as that of FIG. 9 except that an RIE process using a resist pattern is added to remove the capacitor lower electrode 22 on the insulating layer 21 in FIG. 11G.
In FIG. 13, which illustrates a fourth embodiment of the present invention, another capacitor upper electrode layer 24b is formed on insulating layer 8 of FIG. 9, and another capacitor insulating layer 23b is formed between another capacitor lower electrode layer 22b and the capacitor upper electrode layer 24b. The capacitor upper electrode layer 24b is electrically connected to the capacitor upper electrode layer 24.
Thus, also in the fourth embodiment as illustrated in FIG. 13, a step S between the memory cell array area X and the peripheral circuit area Y is remarkably reduced. Further, the capacitance of the stacked capacitor is increased as compared with that in the third embodiment.
The manufacture of the device of FIG. 13 is explained next with reference to FIGS. 14A through 14K.
First, referring to FIGS. 14A, 14B and 14C, the same processes as shown in FIGS. 4A, 4B and 4C are carried out. In this case, the insulating layer 8 is made of silicon oxide and etching stopper material thereon.
Next, referring to FIG. 14D, a capactior upper 25 electrode layer 24b made of phosphorus doped polycrystalline silicon is formed by a CVD process. Then, a capacitor insulating layer 23b made of about 100 nm thick silicon nitride is formed by a CVD process, and thereafter, a capacitor lower electrode layer 22b made of about 100 nm thick titanium nitride is formed by a CVD process.
Next, referring to FIG. 14E, the capacitor lower electrode layer 22b, the capacitor insulating layer 23b and the capacitor upper electrode layer 24b are patterned.
Next, referring to FIG. 14F, in the same way as in FIG. 11D, an about 500 to 1000 nm thick insulating layer 21 made of silicon oxide is formed by a CVD process. Then, contact holes CONT4 are perforated in the insulating layer 21. Then, a phosphorus doped polycrystalline silicon layer 22" is buried in the contact holes CONT4 in the same way as the phosphorus doped polycrystalline silicon layer 22' buried in the contact holes CONT2. Then, an about 100 to 200 nm thick titanium nitride layer 41 is formed thereon, and thereafter, an about 100 nm thick silicon oxide layer 32 for a back-etching process is formed.
Next, referring to FIG. 14G, in the same way as in FIG. 11E, the silicon oxide layer 42 and the titanium nitride layer 41 are etched by an RIE process with a resist mask (not shown). Subsequently, grooves 21b are perforated in the insulating layer 21 by this RIE process. As a result, insulating islands 21' are formed in the memory cell array X.
Next, referring to FIG. 14H, in the same way as in FIG. 11F, a titanium nitride layer 43 is again formed. Note that the thickness of the titanium nitride layer 43 is smaller than that of the titanium nitride layer 41. The titanium nitride layer 43 is anisotropically etched back by an RIE process using a mixture gas of HBr and Cl.sub.2. As a result, as shown in FIG. 14I, the titanium nitride layer 43 is left on only the sidewalls of the insulating islands 21' of the insulating layer 21. Thus, a capacitor lower electrode layer 22 is constructed by the layers 41 and 43 and is coupled to the capacitor lower electrode layer 22b on the bottom of the grooves of the insulating layer 21. Also, in this case, the capacitor insulating layer 23b is etched with a mask of the capacitor lower electrode layer 22.
Next, referring to FIG. 14J, in the same way as in FIG. 11H, a capacitor insulating layer 23 made of silicon nitride, or ferroelectrics such as tantalum oxide, STO, BST or PZT is formed by a CVD process. Also, a capacitor insulating layer 23 made of silicon nitride, or ferroelectrics such as tantalum oxide, STO or BST or PZT is formed. Then, a capacitor upper electrode layer 24 made of laninated TiN and W is formed by a sputtering process.
Finally, referring to FIG. 14K, in the same way as in FIG. 11I, the capacitor upper electrode layer 24 and the capacitor insulating layer 23 are patterned. Note that the capacitor upper electrode layer 24b is electrically connected to the capacitor upper electrode layer 24.
Then, an insulating layer 25 and first aluminum wiring layers 26 are formed to complete the device of FIG. 13.
In FIG. 15, which is a modification of the device of FIG. 13, the capacitor lower electrode layer 22 on the insulating layer 21 on the peripheral circuit area Y is not provided. As a result, a step S between the memory cell array area X and the peripheral circuit area Y is reduced as compared with the fourth embodiment illustrated in FIG. 13. The manufacture of the device of FIG. 15 is the same as that of FIG. 13 except that an RIE process using a resist pattern is added to remove the capacitor lower electrode 22 on the insulating layer 21 in FIG. 14I.
Although the above-described step S between the memory cell array area and the peripheral circuit area in a prior art 256 Mbit DRAM device is 0.8 to 1.0 .mu.m, this step S in a 256 Mbit DRAM device according to the present invention is less than 0.3 .mu.m.
As explained hereinbefore, according to the present invention, since a step between the memory cell array area and the peripheral circuit area can be reduced, a fine wiring pattern can be arranged around an interface therebetween, to enhance the integration of the device. Also, a highly integrated stacked capacitor can be obtained.
Claims
I claim:
1. A dynamic random access memory device comprising: a semiconductor substrate; a first insulating layer formed on a memory cell array area and a peripheral circuit area of said semiconductor substrate having a plurality of holes leading to a plurality of impurity doped regions, respectively; a plurality of contacting means, each formed in one of said plurality of holes; a second insulating layer formed on said first insulating layer and having a plurality of openings in said memory cell array area; and a plurality of stacked capacitors each buried in one of said openings, each of said stacked capacitors being electrically connected via one of said plurality of contacting means to one of said plurality of impurity doped regions of said semiconductor substrate.
2. A dynamic random access memory device comprising: a semiconductor substrate; a first insulating layer formed on a memory cell array area and a peripheral circuit area of said semiconductor substrate; a second insulating layer formed on said first insulating layer and having a groove in said memory cell array area to divide said second insulating layer in said memory cell array area into a plurality of islands; a plurality of stacked capacitors each formed on one of said islands, said stacked capacitors being electrically connected, via contacting means formed in contact holes of said islands and contact holes of said first insulating layer, to impurity doped regions of said semiconductor substrate.
3. A stacked capacitor type semiconductor memory device comprising: a semiconductor substrate; an impurity doped region formed within said semiconductor substrate; a first insulating layer formed on said semiconductor substrate and having a first contact hole leading to said impurity doped region; a contacting means formed in said first contact hole; a second insulating layer formed on said first insulating layer and having an opening leading to said first insulating layer; a capacitor lower electrode layer, formed within said opening and being electrically connected via said contacting means to said impurity region; a first capacitor insulating layer formed on said capacitor lower electrode layer; and a first capacitor upper electrode layer formed on said first capacitor insulating layer.
4. A device as set forth in claim 3, further comprising: a second capacitor upper electrode layer formed on a sidewall within said opening of said second insulating layer; and a second capacitor insulating layer formed between said second capacitor upper electrode layer and said capacitor lower electrode, said second capacitor upper electrode layer being electrically connected to said first capacitor upper electrode layer.
5. A device as set forth in claim 4, further comprising: a third capacitor upper electrode layer formed on said second insulating layer; and a third capacitor insulating layer formed between said first capacitor upper electrode layer and said third capacitor upper electrode layer, said third capacitor upper electrode layer being connected via a contact hole of said third capacitor insulating layer to said first capacitor upper electrode layer.
6. A stacked capacitor type semiconductor memory device comprising: a semiconductor substrate; an impurity doped region formed within said semiconductor substrate; a first insulating layer formed on said semiconductor substrate and having a first contact hole leading to said impurity doped region; a second insulating layer formed on said first insulating layer and having a plurality of grooves to form an insulating island having a second contact hole leading to said first contact hole; a capacitor lower electrode layer formed on and surrounding said insulating island and being electrically connected via a contacting means formed in said first and second contact holes to said impurity region; a first capacitor insulating layer formed on said capacitor lower electrode layer; and a first capacitor upper electrode layer formed on said first capacitor insulating layer.
7. A device as set forth in claim 6, further comprising a second capacitor upper electrode layer formed on said first insulating layer and electrically connected to said first capacitor upper electrode layer; and a second insulating layer formed on said second capacitor upper electrode so as to insulate said second capacitor upper electrode from said capacitor lower electrode.
8. A stacked capacitor type semiconductor memory device comprising: a semiconductor substrate; a plurality of impurity doped regions formed within said semiconductor substrate; a first insulating layer formed on said semiconductor substrate and having a plurality of contact holes each leading to one of said impurity doped regions; a second insulating layer formed on said first insulating layer and having a plurality of openings each corresponding to one of said contact holes; a plurality of contacting means, each formed in one of said plurality of contact holes; a plurality of capacitor electrode layers, each formed on a bottom of one of said openings and along a sidewall thereof and being electrically connected via one of said plurality of contacting means to one of said impurity doped regions; a capacitor insulating layer formed on said capacitor electrode layers; and a counter capacitor electrode layer formed on said capacitor insulating layer.
9. A stacked capacitor type semiconductor memory device comprising: a semiconductor substrate; a plurality of impurity doped regions formed within said semiconductor substrate; a first insulating layer formed on said semiconductor substrate and having a plurality of first contact holes each leading to one of said impurity doped regions; a second insulating layer formed on said first insulating layer and having a plurality of openings each corresponding to one of said first contact holes; a plurality of contact means, each formed in one of said plurality of contact holes; a plurality of capacitor electrode layers, each formed on a bottom of one of said openings and extending along a side wall thereof, and being electrically connected via one of said contacting means to one of said impurity doped regions; a first capacitor insulating layer formed on a surface of said capacitor electrode layers; a first counter capacitor electrode layer formed on said first capacitor insulating layer; a plurality of second counter capacitor electrode layers each formed on a sidewall of one of said openings; and a plurality of second insulating layers each formed between said first counter capacitor electrode layer and one of said second counter capacitor electrode layers, said second counter capacitor electrode layers being electrically connected via second contact holes of said second capacitor insulating layer to said first counter capacitor electrode layer.
10. A stacked capacitor type semiconductor memory device comprising: a semiconductor substrate; a plurality of impurity doped regions formed within said semiconductor substrate; a first insulating layer formed on said semiconductor substrate and having a plurality of first contact holes each leading to one of said impurity doped regions; a plurality of insulating islands, each having a second contact hole leading to one of said first contact hole; a plurality of capacitor electrode layers, each formed on a top surface of one of said insulating islands and at least sidewalls thereof and being electrically connected, via a connecting means formed in a respective one of said second contact holes and a respective one of said first contact holes, to one of said impurity doped regions; a first capacitor insulating layer formed on said capacitor electrode layers; and a first counter capacitor electrode layer formed on said first capacitor insulating layer.
11. A device as set forth in claim 10, further comprising: a second counter capacitor electrode layer formed on said first insulating layer and surrounding said insulating islands, said second counter capacitor electrode layer being electrically connected to said first counter capacitor electrode layer; and a second capacitor insulating layer formed between said second counter capacitor electrode layer and said plurality of capacitor electrode layers.
12. A device as set forth in claim 1, whereby said second insulator is made thick and said stacked capacitors are buried in said second insulator layer to minimize a vertical step, said step being a relative difference in device thickness of said peripheral circuit area and said memory cell array area, thereby improving integration of said random access device.
13. A device as set forth in claim 12, wherein said second insulator has a thickness between 500 and 1000 nm.
14. A device as set forth in claim 12 wherein said first insulator comprises two separate layers of insulating material formed one on top of the other over said memory cell array area and said peripheral circuit area.
15. A device as set forth in claim 2, whereby said second insulator is made thick and said stacked capacitors are formed on said islands of said second insulating layer to minimize a vertical step, said step being a relative difference in device thickness of said peripheral circuit area and said memory cell array area, thereby improving integration of said random access device.
16. A device as set forth in claim 15, wherein said second insulator has a thickness between 500 and 1000 nm.
17. A device as set forth in claim 15 wherein said first insulator comprises two separate layers of insulating material formed one on top of the other over said memory cell array area and said peripheral circuit area.
18. A dynamic random access memory device comprising: a semiconductor substrate; a first insulating layer formed on a memory cell array area and a peripheral circuit area of said semiconductor substrate; a plurality of stacked capacitors formed on the memory cell array area; a means for making planar an area between said memory cell array area and said peripheral circuit area of said semiconductor substrate, thereby reducing a vertical step between said memory cell array area and said peripheral circuit area and improving integration of said random access device.
19. A device as set forth in claim 18, wherein said means for making planar comprises a thick insulator from 500 to 1000 nm to contain said stacked capacitor and compensate, in said peripheral circuit area, for a height of said stacked capacitor in said memory cell array area.