US 5,515,329 AGrant
Variable-Size First in First Out Memory With Data Manipulation Capabilities
Issue Date:1996-05-07
•6 Claims
•1 Drawing Sheets
Abstract
A FIFO memory system exhibits data processing capabilities by the inclusion therein of a digital signal processor and an associated dynamic random access memory. The digital signal processor provides significant data processing on the fly while the dynamic random access memory array provides additional buffering capability. Input and output FIFOs are connected to the data and address bussed of the digital signal processor. The control of the digital signal processor is via a host processor connected to the digital signal processor by a serial communication link.
Metadata
Assignee
- Photometrics, Ltd.
Inventors
- David C. Dalton
- Roger W. Cover
- Richard Andelfinger
Application Information
Application Number:US 3345378
Filing Date:1994-11-04
Priority Date:1994-11-04
Art Unit:251
Classifications
IPC:
G11C 700
Field of Search:
365364395221;231;238;238.5;239231.8425
Patent Drawings (1 sheets)
Description
Field of the Invention
This invention relates to First-In-First-Out (FIFO) Memories such as a shift register an more particularly to such a memory organization in which data can be manipulated.
Background of the Invention
FIFO memories are well known in the art. Such memories are serial memories in which data are moved along a sequence of storage locations from input to output. Examples of such memories are static, RAM arrays, magnetic bubble memories, tapes. . . etc. Such memories also have been used with buffers to capture data when memory capacity is exceeded.
Brief Description of an Illustrative Embodiment of This Invention
In accordance with the principles of the present invention, a FIFO memory system provides a data manipulation capability by the inclusion therein of a digital signal processor (DSP) with an associated Dynamic Random Access Memory (DRAM) with a FIFO input and a FIFO output. The DSP is operative to process data from the input FIFO to the output FIFO. Between the input and the output FIFO's, the DSP is free to perform any operation on the data that is deemed necessary. The DRAM array provides additional buffering capability, enabling the system to provide FIFO operation in the multiple megabyte size range. The DSP provides all DRAM control.
The system includes a small regular FIFO to buffer input to the DSP, a small regular FIFO to buffer output from the DSP, the DSP, and a large dynamic RAM array to hold data. The DSP in the system provides for data transform or analysis as the FIFO operates thus providing a vastly improved functionality in the system particularly when the system is operated to process large amounts of data in a relatively short time.
The FIFOs are connected to the address and data busses of the DSP. In addition, external logic provides interrupts to the DSP to indicate when the FIFOs need service. The DSP built-in interrupts controller allows the software in the DSP to control when and if those interrupts are serviced.
The DRAM is connected to the address and data busses of the DSP as well. The DRAM is operated in page mode and the page is selected via a special external paging register. This arrangement allows the DSP to address an extremely large number of pages. In addition, the DSP has control over a set of bank select signals to select individual DRAM banks. This three-tiered DRAM addressing scheme allows the DSP to address virtually any size DRAM array.
The DSP, in a system in accordance with the principles of this invention, is capable of modifying data on the fly. Accordingly, a serial communication link, termed the "Synchronous Serial Interface" (SSI) is connected to the DSP to control the operation of the DSP. The SSI allows an external processor to transmit commands to the DSP while the DSP is in the process of providing FIFO and DRAM services.
One illustrative usage of the system is to capture a histogram of the data which has passed through it. The histogram is useful in later image processing functions on the host computer to which the system connects. The SSI provides the ability to read the histogram from the DSP after an image has passed through the FIFO. The operation relieves the host computer of the burden of having to calculate the histogram itself.
In addition, the SSI allows the host computer to issue commands to the DSP to change it's behavior on the fly. This capability allows the system to adapt to the needs of the moment, modifying the data transform functions as needed by the host system.
Brief Description of the Drawings
FIG. 1 is a block diagram of a FIFO memory system with data manipulation capabilities in accordance with the principles of this invention.
Detailed Description of an Illustrative Embodiment of This Invention
FIG. 1 shows a block diagram of a system 10 in accordance with the principles of this invention. The system includes a digital signal processor (DSP) 11 with input and output FIFOs 12 and 13 respectively. The DSP includes data and address busses to which the FIFOs are connected. A dynamic Random Access Array 15 also is connected to the data and address busses of the DSP. A host computer 17 is connected to the DSP via a serial communication link 18 as shown in the figure. An external paging register 19 is connected to the DRAM and is operative responsive to commands from DSP via a link represented by line 20. The system is operative to process large amounts of data in a relatively short time.
The system of FIG. 1 is operative to perform a variety of functions under the control of host computer 17 via the SSI (18). One such operation is a histogram where data representative of an image is represented graphically on a bar chart (for example) of the number of pixels in the image at a given intensity. The graph is a plot of the number of data points verses intensity from black to white. Histograms are well known in the art and are not discussed further herein. Another operation is to find the maximum and minimum intensity values. The initialization of the system of FIG. 1 along with the commands and an example test session is as follows: ##SPC1##
Claims
What is claimed is:
1. A variable size FIFO memory system, said system including a digital signal processor (DSP) having an address and a data bus, said system including input and output FIFO memories both connected to said address and said data busses, said system also including a random access memory (RAM) connected to said address and data busses and operative in page mode and an external paging register responsive to commands from said DSP for selecting a page of said RAM, said system also including logic means external to said DSP and responsive to saturation indications from said FIFOs for providing interrupts to said DSP for storing overflow data from said FIFOs in said RAM at banks therein associated with a selected page.
2. A system as in claim 1 also including a serial communication link connected between said DSP and a host processor for communicating commands from said host computer to said DSP while the DSP is in the process of providing services to said FIFO and RAM.
3. A system as in claim 2 wherein said RAM is a dynamic RAM.
4. A system as in claim 3 wherein said DSP is operative for manipulating data from said input FIFO responsive to commands from said host computer via said serial communication link.
5. A system as in claim 4 wherein said DSP includes means for for controlling a set of bank select signals to select individual dynamic RAM banks.
6. A system as in claim 5 wherein said DSP also includes an interrupt controller, said interrupt controller being responsive to said external logic means to interrupt instant operation of said DSP for priority servicing of said FIFOs.