US 5,469,451 AGrant

Error Detection and Correction of a Semiconductor Memory Device

Issue Date:1995-11-21

•4 Claims

•2 Drawing Sheets

Abstract

A semiconductor memory includes a main PROM for storing main data, a error correcting PROM for storing correcting data, a error correcting circuit for correcting the main data with the correcting data, and control register for supplying a control signal to the error correcting circuit. An error correction of the correcting circuit is halted during the debugging of a program by the control signal of "invalid".

Metadata

Assignee

NEC Corporation

Inventor

Toru Henmi

Application Information

Application Number:US 3472205

Filing Date:1994-11-23

Priority Date:1990-10-26

Art Unit:244

Classifications

IPC:

H03M 1300

Field of Search:

37140.1;40.2;40.4;41;38;31

Patent Drawings (2 sheets)

Description

Field of the Invention

This invention relates to a semiconductor memory, and more particularly to, a semiconductor memory including a error correcting circuit.

Background of the Invention

In a semiconductor memory employing a PROM (programmable ROM), there is a case in which incorrect data is read from the structure of the PROM, because the PROM lowers its ability to maintain correct information.

Accordingly, a conventional semiconductor memory used in a high reliability system includes, in addition to the PROM for storing main data, an error correcting PROM for storing correcting data calculated based on contents of the main data PROM (referred to as "main PROM" hereinafter).

In the conventional semiconductor memory, the main data is corrected in accordance with the correcting data when the main data is read from the main PROM, so that correct data is supplied from the memory.

However, if correcting data is not proper, for instance, the correcting data does not correspond to the main PROM because a content of the main PROM is changed, faulty data is supplied from the semiconductor memory. To prevent the supply of faulty data, the contents of the error correcting PROM is required to be changed in accordance with the change of the main PROM, when, for instance, a debugging of a program for the main PROM is carried out.

According to the conventional semiconductor memory, therefore, there is a disadvantage in that a content of the error correcting PROM is necessary to be changed at each time when a content of the main PROM is changed. This is a very troublesome procedure.

Summary of the Invention

Accordingly, it is an object of the invention to provide a semiconductor memory from which correct data are read, even if an error correcting PROM is not changed in content to correspond to the change of the main PROM.

It is a further object of the invention to provide a semiconductor memory in which the necessity of changing a content of an error correcting PROM is obviated at the time of a program debugging.

According to the invention, a semiconductor memory includes:

a main PROM for storing main data;

an error correcting PROM for storing error correcting data;

an error correcting circuit for correcting the main data with the error correcting data; and

means for controlling the error correcting circuit to correct the main data;

wherein the controlling means is supplied with a control data, so that an error correction of the error correcting circuit is halted, when the control data is invalid.

Brief Description of the Drawings

The invention will be explained in more detail in conjunction with the appended drawings; wherein:

FIG. 1 is a block diagram showing a preferred embodiment according to the invention; and

FIG. 2 is a flow chart explaining operation of the preferred embodiment.

Description of the Preferred Embodiments

A semiconductor memory of a preferred embodiment shown in FIG. 1 includes a main PROM 10 for storing main data, a correcting PROM 20 for storing correcting data, an error correcting circuit 24 connected at inputs to the main and correcting PROMs 10 and 20, and at the output to the data bus terminals D0 to DT, and a control register 22 connected at output to the error correcting circuit 24.

The main PROM 10 has a capacity of 16K bytes, and is supplied with main data from the data bus terminals D.sub.0 to D.sub.7 through a data bus 102. The main PROM 10 is activated, when an address signal is supplied from address input terminals A.sub.0 to A.sub.15 thereto through an address bus 101. Here, it is assumed that an address of the main PROM 10 is "000.sub.H " "3FFF.sub.H " (A.sub.14 =0, A.sub.15 =0). The error correcting PROM 20 stores correcting data calculated based on contents of the main PROM 10. The control register 22 is supplied with correction control data, and supplies a control signal 10B to the error correcting circuit 22 in which it is determined as to whether error correcting operation should be carried out or not in accordance with the control signal 103.

Here, it is assumed that an address of the error correcting PROM 20 and the control register 22 is "400.sub.H " to "7FFF.sub.H " (A.sub.14 =1, A.sub.15 =0).

The error correcting circuit 24 is supplied with main and error correcting data from the main and error correcting PROMs 10 and 20, and corrects the main data in accordance with the error correcting data.

In writing operation, when an address signal of "000.sub.H " to "BFFF.sub.H " is supplied to the address input terminals A.sub.0 to A.sub.15, the main PROM 10 is activated by the address signal, so that main data supplied to the data bus terminals D.sub.0 to D.sub.7 is stored in the main PROM 10. After that, when an address signal of "400.sub.H " to "7FFF.sub.H " is supplied to the address input terminals A.sub.0 to A.sub.15, the error correcting PROM 20 and the control register 22 are activated. Thus, error correcting data is stored in the error correcting PROM 20, and error correction control data is supplied to the data bus terminals D.sub.0 to D.sub.7 and transferred to the control register 22.

In reading operation, when an address signal of "000.sub.H " to "3FFF.sub.H " is supplied to the main PROM 10, the main data is read therefrom to the error correcting circuit 24. After that, when an error address signal of "400.sub.H " to "7FFF.sub.H " is supplied to the error correcting PROM 20 and the control register 22, the correcting data stored in the error correcting PROM 20 is read therefrom to the error correcting circuit 22, and the control signal 103 is supplied from the control register 22 to the error correcting circuit 24. Then, the main data is corrected with the correcting data by the error correcting circuit 24, and is supplied to a following stage through the data bus terminals D.sub.0 to D.sub.7, when the error correction operation is instructed to be carried out by the control signal 103. On the other hand, when the error correction operation is instructed to be invalid by the control signal 103, the main data is supplied from the error correcting circuit 24 through the data bus terminals D.sub.0 to D.sub.7 to the following stage without any correction.

FIG. 2 explains operation in the preferred embodiment. In this operation, when the debugging of a program to be stored in the main PROM 10 starts, the control signal 103 of "INVALID" is supplied to the error correction circuit 24, so that error correction is not carried out in the error correction circuit 22. When the program is finally fixed by the debugging operation, the control signal 103 of "VALID" is supplied to the error correction circuit 22, so that main data read from the main PROM 10 is corrected by error correcting data supplied from the error correcting PROM 20.

In this preferred embodiment, the main PROM 10 is addressed by an address signal supplied to the address terminals A.sub.0 to A.sub.13, and the error correcting PROM 20 and the control register 22 are addressed by address signals based on a content of the address terminal A.sub.14, so that the error writing of data which may occur due to the error addressing is precisely avoided.

As described above, the error correction circuit 22 is controlled from an external circuit, so that the troublesome procedure of writing error correcting data at each time of modifying a program in the debugging of the program is obviated.

Although the invention has been described with respect to specific embodiment for complete and clear disclosure, the appended claims are not to be thus limited but are to be construed as embodying all modification and alternative constructions that may occur to one skilled in the art which fairly fall within the basic teaching herein set forth.

Claims

What is claimed is:

1. A semiconductor memory comprising: a first PROM for storing first data; a second PROM for storing second data; an error correcting circuit, which when activated, corrects said first data with said second data and outputs corrected data, and which, when deactivated, outputs said first data uncorrected irrespective of whether or not said first data is in error; a control register for receiving control data, for storing said control data, for responding to said control data stored therein and for outputting, in response to said control data, a control signal to control said error correcting circuit, said control signal being either a valid control signal or an invalid control signal, such that said error correcting circuit is activated when said control register is outputting said valid control signal, and said error correcting circuit is deactivated when said control register is outputting said invalid control signal.

2. A semiconductor memory according to claim 1, wherein said control data includes data indicating when a debugging operation of a program stored in said first PROM is being executed, and, when a debugging operation is being performed,, said control register outputs, in response to said control data, said invalid control signal so that said error correcting circuit does not operate, and when said debugging operation is completed, said control register outputs, in response to said control data, said valid control signal so that said error correcting circuit operates to correct said first data with said second data.

3. A semiconductor memory comprising: a first PROM for storing first data; a second PROM for storing second data; an error correcting circuit for correcting said first data with said second data and outputting the corrected data when said error correcting circuit is activated, and outputting said first data uncorrected when said error correcting circuit is deactivated; a control register for receiving control data, for storing said control data, for responding to said control data stored therein and for outputting, in response to said control data, a control signal; a data bus, which includes at least one data bus terminal, commonly connected to said first PROM, said second PROM, said error correcting circuit, and said control register; an address bus, a first portion of said address bus being assigned to said first PROM and a second portion of said address bus being assigned to said second PROM; a control signal connection for supplying the control signal output by said control register to said error correcting circuit, the control signal being either a valid control signal or an invalid control signal, and the error correcting circuit being configured so that when said error correcting circuit receives the invalid control signal, said error detecting circuit is deactivated, and when said error detecting circuit receives the valid control signal, said error detecting circuit is activated.

4. A semiconductor memory as set forth in claim 3, wherein said control data includes data indicating when a debugging operation of a program stored in said first PROM is being executed, and, when a debugging operation is being performed, said control register outputs, in response to said control data, said invalid control signal so that said error correcting circuit does not operate, and when said debugging operation is completed, said control register outputs, in response to said control data, said valid control signal so that said error correcting circuit operates to correct said first data with said second data.

Patent Citations (9)

Patent	Date	Inventor
US4225959	1980-11-01	Shelflow et al.
US4249253	1981-02-01	Gentili et al.
US4336611	1982-06-01	Bernhardt et al.
US4633471	1986-12-01	Perera et al.
US4800563	1989-01-01	Itagaki et al.
US4802117	1989-01-01	Chrosny et al.
US5063565	1991-11-01	Ohashi
US5109359	1992-03-01	Sakakibara et al.
US5239656	1993-08-01	Kawano