Dual Port Interface for a Computer-Based Multifunction Personal Communication System

The present invention relates to communications systems and in particular to computer assisted digital communications having a voice over data communications ability which allows feed-through communications to a third party.

A wide variety of communications alternatives are currently available to telecommunications users. For example, facsimile transmission of printed matter is available through what is commonly referred to as a stand-alone fax machine. Alternatively, fax-modem communication systems are currently available for personal computer users which combine the operation of a facsimile machine with the word processor of a computer to transmit documents held on computer disk. Modem communication over telephone lines in combination with a personal computer is also known in the art where file transfers can be accomplished from one computer to another. Also, simultaneous voice and modem data transmitted over the same telephone line has been accomplished in several ways.

There is a need in the art, however, for a personal communications system which combines a wide variety of communication functions into an integrated hardware-software product such that the user can conveniently choose a mode of communication and have that communication automatically invoked from a menu driven selection system.

There is a further need in the art for a personal communications system which provides a voice over data communications mode between a first and second party, while allowing a voice communications mode between a second and third party thereby allowing a voice connection between the first and third parties.

The present disclosure describes a complex computer assisted communications system. The subject of the present invention is a personal communications system which includes components of software and hardware operating in conjunction with a personal computer. The user interface control software operates on a personal computer, preferably within the Microsoft Windows.RTM. environment. The software control system communicates with hardware components linked to the software through the personal computer serial communications port. The hardware components include telephone communication equipment, digital signal processors, and hardware to enable both fax and data communication with a hardware components at a remote site connected through a standard telephone line. The functions of the hardware components are controlled by control software operating within the hardware component and from the software components operating within the personal computer.

Communications between the software components running on the personal computer and the local hardware components over the serial communications link is by a special packet protocol for digital data communications. This bi-directional communications protocol allows uninterrupted bidirectional full-duplex transfer of both control information and data communication.

The major functions of the present system are a telephone function, a voice mail function, a fax manager function, a multi-media mail function, a show and tell function, a terminal function and an address book function. The telephone function allows the present system to operate, from the users perspective, as a conventional telephone using either hands-free, headset or handset operation. The telephone function is more sophisticated than a standard telephone in that the present system converts the voice into a digital signal which can be processed with echo cancellation, compressed, stored as digital data for later retrieval and transmitted as digital voice data concurrent with the transfer of digital information data.

The voice over data (show and tell) component of the present system enables the operator to simultaneously transmit voice and data communication to a remote site. This voice over data function dynamically allocates data bandwidth over the telephone line depending on the demands of the voice grade digitized signal. With the present system, the user may enter voice over data mode from a data transfer mode by lifting the handset of the telephone connected to the modem. The off-hook condition is sensed and software sends a supervisory packet to the remote site to invoke voice-over-data mode. The Remote telephone will simulate a ring to alert the remote user, and the local telephone will simulate a ringback to inform the caller that the remote unit is responding.

The computer assisted communications system of the present invention includes a dual telephone line interface to allow voice over data communication through a first telephone line interface and voice communication through a second telephone line interface. In the preferred embodiment of the present invention, the first party establishes voice over data communication with the second party. The first party can then initiate a voice connection through the second telephone line interface of the second party to communicate in voice mode to a third party. In an alternate embodiment, the first party can initiate a data connection through the second telephone line interface of the second party to communicate in data mode to a third party.

These features of the hardware component of the present system along with the features of the software component of the present system running on a PC provides a user with a complete range of telecommunications functions of a modern office, be it a stationary or mobile.

In the drawings, where like numerals describe like components throughout the several views,

FIG. 1 shows the telecommunications environment within which the present invention may operate in several of the possible modes of communication;

FIG. 2 is the main menu icon for the software components operating on the personal computer;

FIG. 3 is a block diagram of the hardware components of the present system;

FIG. 4 is a key for viewing the detailed electrical schematic diagrams of FIGS. 5A-10C to facilitate understanding of the interconnect between the drawings;

FIGS. 5A-5C, 6A-6C, 7A-7C, 8A-8B, 9A-9C and 10A-10C are detailed electrical schematic diagrams of the circuitry of the hardware components of the present system;

FIG. 11 is a signal flow diagram of the speech compression algorithm;

FIG. 12 is a detailed function flow diagram of the speech compression algorithm;

FIG. 13 is a detailed function flow diagram of the speech decompression algorithm;

FIG. 14 is a detailed function flow diagram of the echo cancellation algorithm;

FIG. 15 is a detailed function flow diagram of the voice/data multiplexing function;

FIG. 16 is a perspective view of the components of a digital computer compatible with the present invention;

FIG. 17 is a block diagram of the software structure compatible with the present invention;

FIG. 18 is a block diagram of the hardware components of the system including a dual telephone line interface;

FIG. 19 is a diagram of the telecommunications environment within which the dual telephone interface communication device may serve as an interface between other parties; and

FIG. 20 is a block diagram of the hardware components of the system including dual data pumps and dual telephone line interfaces; and

FIG. 21 is a diagram of the telecommunications environment within which the dual telephone interface and dual data pump communication devices are daisy-chained to provide data or voice conferencing.

The specification for the multiple inventions described herein includes the present description, the drawings and a microfiche appendix. In the following detailed description of the preferred embodiment, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific embodiments in which the inventions may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that structural changes may be made without departing from the spirit and scope of the present inventions. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present inventions is defined by the appended claims.

FIG. 1 shows a typical arrangement for the use of the present system. Personal computer 10 is running the software components of the present system while the hardware components 20 include the data communication equipment and telephone headset. Hardware components 20 communicate over a standard telephone line 30 to one of a variety of remote sites. One of the remote sites may be equipped with the present system including hardware components 20a and software components running on personal computer 10a. In one alternative use, the local hardware components 20 may be communicating over standard telephone line 30 to facsimile machine 60. In another alternative use, the present system may be communicating over a standard telephone line 30 to another personal computer 80 through a remote modem 70. In another alternative use, the present system may be communicating over a standard telephone line 30 to a standard telephone 90. Those skilled in the art will readily recognize the wide variety of communication interconnections possible with the present system by reading and understanding the following detailed description.

The ornamental features of the hardware components 20 of FIG. 1 are claimed as part of patent application Ser. No. 29/001368, filed Nov. 12, 1992 entitled "Telephone/Modem case for a Computer-Based Multifunction Personal Communications System" assigned to the same assignee of the present inventions and hereby incorporated by reference.

The present inventions are embodied in a commercial product by the assignee, MultiTech Systems, Inc. The software component operating on a personal computer is sold under the commercial trademark of MultiExpressPCS.TM. personal communications software while the hardware component of the present system is sold under the commercial name of MultiModemPCS.TM., Intelligent Personal Communications System Modem. In the preferred embodiment, the software component runs under Microsoft.RTM. Windows.RTM. however those skilled in the art will readily recognize that the present system is easily adaptable to run under any single or multi-user, single or multi-window operating system.

The present system is a multifunction communication system which includes hardware and software components. The system allows the user to connect to remote locations equipped with a similar system or with modems, facsimile machines or standard telephones over a single analog telephone line. The software component of the present system includes a number of modules which are described in more detail below.

FIG. 2 is an example of the Windows.RTM.-based main menu icon of the present system operating on a personal computer. The functions listed with the icons used to invoke those functions are shown in the preferred embodiment. Those skilled in the art will readily recognize that a wide variety of selection techniques may be used to invoke the various functions of the present system. The icon of FIG. 2 is part of patent application Ser. No. Des. 29/001397, filed Nov. 12, 1992 entitled "Icons for a Computer-Based Multifunction Personal Communications System" assigned to the same assignee of the present inventions and hereby incorporated by reference.

The telephone module allows the system to operate as a conventional or sophisticated telephone system. The system converts voice into a digital signal so that it can be transmitted or stored with other digital data, like computer information. The telephone function supports PBX and Centrex features such a call waiting, call forwarding, caller ID and three-way calling. This module also allows the user to mute, hold or record a conversation. The telephone module enables the handset, headset or hands-free speaker telephone operation of the hardware component. It includes on-screen push button dialing, speed-dial of stored numbers and digital recording of two-way conversations.

The voice mail portion of the present system allows this system to operate as a telephone answering machine by storing voice messages as digitized voice files along with a time/date voice stamp. The digitized voice files can be saved and sent to one or more destinations immediately or at a later time using a queue scheduler. The user can also listen to, forward or edit the voice messages which have been received with a powerful digital voice editing component of the present system. This module also creates queues for outgoing messages to be sent at preselected times and allows the users to create outgoing messages with the voice editor.

The fax manager portion of the present system is a queue for incoming and outgoing facsimile pages. In the preferred embodiment of the present system, this function is tied into the Windows "print" command once the present system has been installed. This feature allows the user to create faxes from any Windows.RTM.-based document that uses the "print" command. The fax manager function of the present system allows the user to view queued faxes which are to be sent or which have been received. This module creates queues for outgoing faxes to be sent at preselected times and logs incoming faxes with time/date stamps.

The multi-media mail function of the present system is a utility which allows the user to compose documents that include text, graphics and voice messages using the message composer function of the present system, described more fully below. The multi-media mail utility of the present system allows the user to schedule messages for transmittal and queues up the messages that have been received so that can be viewed at a later time.

The show and tell function of the present system allows the user to establish a data over voice (DOV) communications session. When the user is transmitting data to a remote location similarly equipped, the user is able to talk to the person over the telephone line while concurrently transferring the data. This voice over data function is accomplished in the hardware components of the present system. It digitizes the voice and transmits it in a dynamically changing allocation of voice data and digital data multiplexed in the same transmission. The allocation at a given moment is selected depending on the amount of voice digital information required to be transferred. Quiet voice intervals allocate greater space to the digital data transmission.

The terminal function of the present system allows the user to establish a data communications session with another computer which is equipped with a modem but which is not equipped with the present system. This feature of the present system is a Windows.RTM.-based data communications program that reduces the need for issuing "AT" commands by providing menu driven and "pop-up" window alternatives.

The address book function of the present system is a database that is accessible from all the other functions of the present system. This database is created by the user inputting destination addresses and telephone numbers for data communication, voice mail, facsimile transmission, modem communication and the like. The address book function of the present system may be utilized to broadcast communications to a wide variety of recipients. Multiple linked databases have separate address books for different groups and different destinations may be created by the users. The address book function includes a textual search capability which allows fast and efficient location of specific addresses as described more fully below.

FIG. 3 is a block diagram of the hardware components of the present system corresponding to reference number 20 of FIG. 1. These components form the link between the user, the personal computer running the software component of the present system and the telephone line interface. As will be more fully described below, the interface to the hardware components of the present system is via a serial communications port connected to the personal computer. The interface protocol is well ordered and defined such that other software systems or programs running on the personal computer may be designed and implemented which would be capable of controlling the hardware components shown in FIG. 3 by using the control and communications protocol defined below.

In the preferred embodiment of the present system three alternate telephone interfaces are available: the telephone handset 301, a telephone headset 302, and a hands-free microphone 303 and speaker 304. Regardless of the telephone interface, the three alternative interfaces connect to the digital telephone coder-decoder (CODEC) circuit 305.

The digital telephone CODEC circuit 305 interfaces with the voice control digital signal processor (DSP) circuit 306 which includes a voice control DSP and CODEC. This circuit does digital to analog (D/A) conversion, analog to digital (A/D) conversion, coding/decoding, gain control and is the interface between the voice control DSP circuit 306 and the telephone interface. The CODEC of the voice control circuit 306 transfers digitized voice information in a compressed format to multiplexor circuit 310 to analog telephone line interface 309.

The CODEC of the voice control circuit 306 is actually an integral component of a voice control digital signal processor integrated circuit, as described more fully below. The voice control DSP of circuit 306 controls the digital telephone CODEC circuit 305, performs voice compression and echo cancellation.

Multiplexor (MUX) circuit 310 selects between the voice control DSP circuit 306 and the data pump DSP circuit 311 for transmission of information on the telephone line through telephone line interface circuit 309.

The data pump circuit 311 also includes a digital signal processor (DSP) and a CODEC for communicating over the telephone line interface 309 through MUX circuit 310. The data pump DSP and CODEC of circuit 311 performs functions such as modulation, demodulation and echo cancellation to communicate over the telephone line interface 309 using a plurality of telecommunications standards including FAX and modem protocols.

The main controller circuit 313 controls the DSP data pump circuit 311 and the voice control DSP circuit 306 through serial input/output and clock timer control (SIO/CTC) circuits 312 and dual port RAM circuit 308 respectively. The main controller circuit 313 communicates with the voice control DSP 306 through dual port RAM circuit 308. In this fashion digital voice data can be read and written simultaneously to the memory portions of circuit 308 for high speed communication between the user (through interfaces 301, 302 or 303/304) and the personal computer connected to serial interface circuit 315 and the remote telephone connection connected through the telephone line attached to line interface circuit 309.

As described more fully below, the main controller circuit 313 includes, in the preferred embodiment, a microprocessor which controls the functions and operation of all of the hardware components shown in FIG. 3. The main controller is connected to RAM circuit 316 and an programmable and electrically erasable read only memory (PEROM) circuit 317. The PEROM circuit 317 includes non-volatile memory in which the executable control programs for the voice control DSP circuits 306 and the main controller circuits 313 operate.

The RS232 serial interface circuit 315 communicates to the serial port of the personal computer which is running the software components of the present system. The RS232 serial interface circuit 315 is connected to a serial input/output circuit 314 with main controller circuit 313. SIO circuit 314 is in the preferred embodiment, a part of SIO/CTC circuit 312.

Referring once again to FIG. 3, the multiple and selectable functions described in conjunction with FIG. 2 are all implemented in the hardware components of FIG. 3. Each of these functions will be discussed in turn.

The telephone function 115 is implemented by the user either selecting a telephone number to be dialed from the address book 127 or manually selecting the number through the telephone menu on the personal computer. The telephone number to be dialed is downloaded from the personal computer over the serial interface and received by main controller 313. Main controller 313 causes the data pump DSP circuit 311 to seize the telephone line and transmit the DTMF tones to dial a number. Main controller 313 configures digital telephone CODEC circuit 305 to enable either the handset 301 operation, the microphone 303 and speaker 304 operation or the headset 302 operation. A telephone connection is established through the telephone line interface circuit 309 and communication is enabled. The user's analog voice is transmitted in an analog fashion to the digital telephone CODEC 305 where it is digitized. The digitized voice patterns are passed to the voice control circuit 306 where echo cancellation is accomplished, the digital voice signals are reconstructed into analog signals and passed through multiplexor circuit 310 to the telephone line interface circuit 309 for analog transmission over the telephone line. The incoming analog voice from the telephone connection through telephone connection circuit 309 is passed to the integral CODEC of the voice control circuit 306 where it is digitized. The digitized incoming voice is then passed to digital telephone CODEC circuit 305 where it is reconverted to an analog signal for transmission to the selected telephone interface (either the handset 301, the microphone/speaker 303/304 or the headset 302). Voice Control DSP circuit 306 is programmed to perform echo cancellation to avoid feedback and echoes between transmitted and received signals, as is more fully described below.

In the voice mail function mode of the present system, voice messages may be stored for later transmission or the present system may operate as an answering machine receiving incoming messages. For storing digitized voice, the telephone interface is used to send the analog speech patterns to the digital telephone CODEC circuit 305. Circuit 305 digitizes the voice patterns and passes them to voice control circuit 306 where the digitized voice patterns are digitally compressed. The digitized and compressed voice patterns are passed through dual port ram circuit 308 to the main controller circuit 313 where they are transferred through the serial interface to the personal computer using a packet protocol defined below. The voice patterns are then stored on the disk of the personal computer for later use in multi-media mail, for voice mail, as a pre-recorded answering machine message or for later predetermined transmission to other sites.

For the present system to operate as an answering machine, the hardware components of FIG. 3 are placed in answer mode. An incoming telephone ring is detected through the telephone line interface circuit 309 and the main controller circuit 313 is alerted which passes the information off to the personal computer through the RS232 serial interface circuit 315. The telephone line interface circuit 309 seizes the telephone line to make the telephone connection. A pre-recorded message may be sent by the personal computer as compressed and digitized speech through the RS232 interface to the main controller circuit 313. The compressed and digitized speech from the personal computer is passed from main controller circuit 313 through dual port ram circuit 308 to the voice control DSP circuit 306 where it is uncompressed and converted to analog voice patterns. These analog voice patterns are passed through multiplexor circuit 310 to the telephone line interface 309 for transmission to the caller. Such a message may invite the caller to leave a voice message at the sound of a tone. The incoming voice messages are received through telephone line interface 309 and passed to voice control circuit 306. The analog voice patterns are digitized by the integral CODEC of voice control circuit 306 and the digitized voice patterns are compressed by the voice control DSP of the voice control circuit 306. The digitized and compressed speech patterns are passed through dual port ram circuit 308 to the main controller circuit 313 where they are transferred using packet protocol described below through the RS232 serial interface 315 to the personal computer for storage and later retrieval. In this fashion the hardware components of FIG. 3 operate as a transmit and receive voice mail system for implementing the voice mail function 117 of the present system.

The hardware components of FIG. 3 may also operate to facilitate the fax manager function 119 of FIG. 2. In fax receive mode, an incoming telephone call will be detected by a ring detect circuit of the telephone line interface 309 which will alert the main controller circuit 313 to the incoming call. Main controller circuit 313 will cause line interface circuit 309 to seize the telephone line to receive the call. Main controller circuit 313 will also concurrently alert the operating programs on the personal computer through the RS232 interface using the packet protocol described below. Once the telephone line interface seizes the telephone line, a fax carrier tone is transmitted and a return tone and handshake is received from the telephone line and detected by the data pump circuit 311. The reciprocal transmit and receipt of the fax tones indicates the imminent receipt of a facsimile transmission and the main controller circuit 313 configures the hardware components of FIG. 3 for the receipt of that information. The necessary handshaking with the remote facsimile machine is accomplished through the data pump 311 under control of the main controller circuit 313. The incoming data packets of digital facsimile data are received over the telephone line interface and passed through data pump circuit 311 to main controller circuit 313 which forwards the information on a packet basis (using the packet protocol described more fully below) through the serial interface circuit 315 to the personal computer for storage on disk. Those skilled in the art will readily recognize that the FAX data could be transferred from the telephone line to the personal computer using the same path as the packet transfer except using the normal AT stream mode. Thus the incoming facsimile is automatically received and stored on the personal computer through the hardware components of FIG. 3.

A facsimile transmission is also facilitated by the hardware components of FIG. 3. The transmission of a facsimile may be immediate or queued for later transmission at a predetermined or preselected time. Control packet information to configure the hardware components to send a facsimile are sent over the RS232 serial interface between the personal computer and the hardware components of FIG. 3 and are received by main controller circuit 313. The data pump circuit 311 then dials the recipient's telephone number using DTMF tones or pulse dialing over the telephone line interface circuit 309. Once an appropriate connection is established with the remote facsimile machine, standard facsimile handshaking is accomplished by the data pump circuit 311. Once the facsimile connection is established, the digital facsimile picture information is received through the data packet protocol transfer over serial line interface circuit 315, passed through main controller circuit 313 and data pump circuit 311 onto the telephone line through telephone line interface circuit 309 for receipt by the remote facsimile machine.

The operation of the multi-media mail function 121 of FIG. 2 is also facilitated by the hardware components of FIG. 3. A multimedia transmission consists of a combination of picture information, digital data and digitized voice information. For example, the type of multimedia information transferred to a remote site using the hardware components of FIG. 3 could be the multimedia format of the MicroSoft.RTM. Multimedia Wave.RTM. format with the aid of an Intelligent Serial Interface (ISI) card added to the personal computer. The multimedia may also be the type of multimedia information assembled by the software component of the present system which is described more fully below.

The multimedia package of information including text, graphics and voice messages (collectively called the multimedia document) may be transmitted or received through the hardware components shown in FIG. 3. For example, the transmission of a multimedia document through the hardware components of FIG. 3 is accomplished by transferring the multimedia digital information using the packet protocol described below over the RS232 serial interface between the personal computer and the serial line interface circuit 315. The packets are then transferred through main controller circuit 313 through the data pump circuit 311 on to the telephone line for receipt at a remote site through telephone line interface circuit 309. In a similar fashion, the multimedia documents received over the telephone line from the remote site are received at the telephone line interface circuit 309, passed through the data pump circuit 311 for receipt and forwarding by the main controller circuit 313 over the serial line interface circuit 315.

The show and tell function 123 of the present system allows the user to establish a data over voice communication session. In this mode of operation, full duplex data transmission may be accomplished simultaneously with the voice communication between both sites. This mode of operation assumes a like configured remote site. The hardware components of the present system also include a means for sending voice/data over cellular links. The protocol used for transmitting multiplexed voice and data include a supervisory packet described more fully below to keep the link established through the cellular link. This supervisory packet is an acknowledgement that the link is still up. The supervisory packet may also contain link information to be used for adjusting various link parameters when needed. This supervisory packet is sent every second when data is not being sent and if the packet is not acknowledged after a specified number of attempts, the protocol would then give an indication that the cellular link is down and then allow the modem to take action. The action could be for example; change speeds, retrain, or hang up. The use of supervisory packets is a novel method of maintaining inherently intermittent cellular links when transmitting multiplexed voice and data.

The voice portion of the voice over data transmission of the show and tell function is accomplished by receiving the user's voice through the telephone interface 301, 302 or 303 and the voice information is digitized by the digital telephone circuit 305. The digitized voice information is passed to the voice control circuit 306 where the digitized voice information is compressed using a voice compression algorithm described more fully below. The digitized and compressed voice information is passed through dual port RAM circuit 308 to the main controller circuit 313. During quiet periods of the speech, a quiet flag is passed from voice control circuit 306 to the main controller 313 through a packet transfer protocol described below by a dual port RAM circuit 308.

Simultaneous with the digitizing compression and packetizing of the voice information is the receipt of the packetized digital information from the personal computer over interface line circuit 315 by main controller circuit 313. Main controller circuit 313 in the show and tell function of the present system must efficiently and effectively combine the digitized voice information with the digital information for transmission over the telephone line via telephone line interface circuit 309. As described above and as described more fully below, main controller circuit 313 dynamically changes the amount of voice information and digital information transmitted at any given period of time depending upon the quiet times during the voice transmissions. For example, during a quiet moment where there is no speech information being transmitted, main controller circuit 313 ensures that a higher volume of digital data information be transmitted over the telephone line interface in lieu of digitized voice information.

Also, as described more fully below, the packets of digital data transmitted over the telephone line interface with the transmission packet protocol described below, requires 100 percent accuracy in the transmission of the digital data, but a lesser standard of accuracy for the transmission and receipt of the digitized voice information. Since digital information must be transmitted with 100 percent accuracy, a corrupted packet of digital information received at the remote site must be retransmitted. A retransmission signal is communicated back to the local site and the packet of digital information which was corrupted during transmission is retransmitted. If the packet transmitted contained voice data, however, the remote site uses the packets whether they were corrupted or not as long as the packet header was intact. If the header is corrupted, the packet is discarded. Thus, the voice information may be corrupted without requesting retransmission since it is understood that the voice information must be transmitted on a real time basis and the corruption of any digital information of the voice signal is not critical. In contrast to this the transmission of digital data is critical and retransmission of corrupted data packets is requested by the remote site.

The transmission of the digital data follows the CCITT V.42 standard, as is well known in the industry and as described in the CCITT Blue Book, volume VIII entitled Data Communication over the Telephone Network, 1989. The CCITT V.42 standard is hereby incorporated by reference. The voice data packet information also follows the CCITT V.42 standard, but uses a different header format so the receiving site recognizes the difference between a data packet and a voice packet. The voice packet is distinguished from a data packet by using undefined bits in the header (80 hex) of the V.42 standard. The packet protocol for voice over data transmission during the show and tell function of the present system is described more fully below.

Since the voice over data communication with the remote site is full-duplex, incoming data packets and incoming voice packets are received by the hardware components of FIG. 3. The incoming data packets and voice packets are received through the telephone line interface circuit 309 and passed to the main controller circuit 313 via data pump DSP circuit 311. The incoming data packets are passed by the main controller circuit 313 to the serial interface circuit 315 to be passed to the personal computer. The incoming voice packets are passed by the main controller circuit 313 to the dual port RAM circuit 308 for receipt by the voice control DSP circuit 306. The voice packets are decoded and the compressed digital information therein is uncompressed by the voice control DSP of circuit 306. The uncompressed digital voice information is passed to digital telephone CODEC circuit 305 where it is reconverted to an analog signal and retransmitted through the telephone line interface circuits. In this fashion full-duplex voice and data transmission and reception is accomplished through the hardware components of FIG. 3 during the show and tell functional operation of the present system.

Terminal operation 125 of the present system is also supported by the hardware components of FIG. 3. Terminal operation means that the local personal computer simply operates as a "dumb" terminal including file transfer capabilities. Thus no local processing takes place other than the handshaking protocol required for the operation of a dumb terminal. In terminal mode operation, the remote site is assumed to be a modem connected to a personal computer but the remote site is not necessarily a site which is configured according to the present system. In terminal mode of operation, the command and data information from personal computer is transferred over the RS232 serial interface circuit 315, forwarded by main controller circuit 313 to the data pump circuit 311 where the data is placed on the telephone line via telephone line interface circuit 309.

In a reciprocal fashion, data is received from the telephone line over telephone line interface circuit 309 and simply forwarded by the data pump circuit 311, the main controller circuit 313 over the serial line interface circuit 315 to the personal computer.

As described above, and more fully below, the address book function of the present system is primarily a support function for providing telephone numbers and addresses for the other various functions of the present system.

The detailed electrical schematic diagrams comprise FIGS. 5A-C, 6A-C, 7A-C, 8A-B, 9A-C and 10A-C. FIG. 4 shows a key on how the schematic diagrams may be conveniently arranged to view the passing of signals on the electrical lines between the diagrams. The electrical connections between the electrical schematic diagrams are through the designators listed next to each wire. For example, on the right side of FIG. 5A, address lines A10-A19 are attached to an address bus for which the individual electrical lines may appear on other pages as A0-A19 or may collectively be connected to other schematic diagrams through the designator "A" in the circle connected to the collective bus. In a like fashion, other electrical lines designated with symbols such as RNGL on the lower left-hand side of FIG. 5A may connect to other schematic diagrams using the same signal designator RNGL.

Beginning with the electrical schematic diagram of FIG. 7C, the telephone line connection in the preferred embodiment is through connector J2 which is a standard six-pin modular RJ-11 jack. In the schematic diagram of FIG. 7C, only the tip and ring connections of the first telephone circuit of the RJ-11 modular connector are used. Ferrite beads FB3 and FB4 are placed on the tip and ring wires of the telephone line connections to remove any high frequency or RF noise on the incoming telephone line. The incoming telephone line is also overvoltage protected through SIDACTOR R4. The incoming telephone line may be full wave rectified by the full wave bridge comprised of diodes CR27, CR28, CR29 and CR31. Switch S4 switches between direct connection and full wave rectified connection depending upon whether the line is a non-powered leased line or a standard telephone line. Since a leased line is a "dead" line with no voltage, the full-wave rectification is not needed.

Also connected across the incoming telephone line is a ring detect circuit. Optical isolator U32 (part model number CNY17) senses the ring voltage threshold when it exceeds the breakdown voltages on zener diodes CR1 and CR2. A filtering circuit shown in the upper right corner of FIG. 7C creates a long RC delay to sense the constant presence of an AC ring voltage and buffers that signal to be a binary signal out of operational amplifier U25 (part model number TLO82). Thus, the RNGL and J1RING signals are binary signals for use in the remaining portions of the electrical schematic diagrams to indicate a presence of a ring voltage on the telephone line.

The present system is also capable of sensing the caller ID information which is transmitted on the telephone line between rings. Between the rings, optically isolated relays U30, U31 on FIG. 7C and optically isolated relay U33 on FIG. 7B all operate in the period between the rings so that the FSK modulated caller ID information is connected to the CODEC and data pump DSP in FIGS. 8A and 8B, as described more fully below.

Referring now to FIG. 7B, more of the telephone line filtering circuitry is shown. Some of the telephone line buffering circuitry such as inductor L1 and resistor R1 are optional and are connected for various telephone line standards used around the word to meet local requirements. For example, Switzerland requires a 22 millihenry inductor and 1K resistor in series the line. For all other countries, the 1K resistor is replaced with a 0 ohm resistor.

Relay U29 shown in FIG. 7B is used to accomplish pulse dialing by opening and shorting the tip and ring wires. Optical relay X2 is engaged during pulse dialing so that the tip and ring are shorted directly. Transistors Q2 and Q3 along with the associated discrete resistors comprise a holding circuit to provide a current path or current loop on the telephone line to grab the line.

FIG. 7A shows the telephone interface connections between the hardware components of the present system and the handset, headset and microphone.

The connections T1 and T2 for the telephone line from FIG. 7B are connected to transformer TR1 shown in the electrical schematic diagram of FIG. 8B. Only the AC components of the signal pass through transformer TR1. The connection of signals attached to the secondary of TR1 is shown for both transmitting and receiving information over the telephone line.

Incoming signals are buffered by operational amplifiers U27A and U27B. The first stage of buffering using operational amplifier U27B is used for echo suppression so that the transmitted information being placed on the telephone line is not fed back into the receive portion of the present system. The second stage of the input buffering through operational amplifier U27A is configured for a moderate amount of gain before driving the signal into CODEC U35.

CODEC chip U35 on FIG. 8B, interface chip U34 on FIG. 8A and digital signal processor (DSP) chip U37 on FIG. 8A comprise a data pump chip set manufactured and sold by AT&T Microelectronics. A detailed description of the operation of these three chips in direct connection and cooperation with one another is described in the publication entitled "AT&T V.32bis/V.32/FAX High-Speed Data Pump Chip Set Data Book" published by AT&T Microelectronics, December 1991, which is hereby incorporated by reference. This AT&T data pump chip set comprises the core of an integrated, two-wire full duplex modem which is capable of operation over standard telephone lines or leased lines. The data pump chip set conforms to the telecommunications specifications in CCITT recommendations V.32bis, V.32, V.22bis, V.22, V.23, V.21 and is compatible with the Bell 212A and 103 modems. Speeds of 14,400, 9600, 4800, 2400, 1200, 600 and 300 bits per second are supported. This data pump chip set consists of a ROM-coded DSP16A digital signal processor U37, and interface chip U34 and an AT&T T7525 linear CODEC U35. The AT&T V.32 data pump chip set is available from AT&T Microelectronics.

The chip set U34, U35 and U37 on FIGS. 8A and 8B perform all A/D, D/A, modulation, demodulation and echo cancellation of all signals placed on or taken from the telephone line. The CODEC U35 performs DTMF tone generation and detection, signal analysis of call progress tones, etc. The transmission of information on the telephone line from CODEC U35 is through buffer U28A, through CMOS switch U36 and through line buffer U25. The CMOS switch U36 is used to switch between the data pump chip set CODEC of circuit 310 (shown in FIG. 3) and the voice control CODEC of circuit 306 (also shown in FIG. 3). The signal lines AOUTN and AOUTP correspond to signals received from the voice control CODEC of circuit 306. CODEC U35 is part of circuit 311 of FIG. 3.

The main controller of controller circuit 313 and the support circuits 312, 314, 316, 317 and 308 are shown in FIGS. 5A-5C. In the preferred embodiment of the present system, the main controller is a Z80180 eight-bit microprocessor chip. In the preferred implementation, microcontroller chip U17 is a Z80180 microprocessor, part number Z84C01 by Zilog, Inc. of Campbell, Calif. (also available from Hitachi Semiconductor as part number HD64180Z). The Zilog Z80180 eight-bit microprocessor operates at 12 MHz internal clock speed by means of an external crystal XTAL, which in the preferred embodiment, is a 24.576 MHz crystal. The crystal circuit includes capacitors C4 and C5 which are 20 pf capacitors and resistor R28 which is a 33 ohm resistor. The crystal and support circuitry is connected according to manufacturer's specifications found in the Zilog Intelligent Peripheral Controllers Data Book published by Zilog, Inc. The product description for the Z84C01 Z80180 CPU from the Z84C01 Z80 CPU Product Specification pgs. 43-73 of the Zilog 1991 Intelligent Peripheral Controllers databook is hereby incorporated by reference.

The Z80180 microprocessor in microcontroller chip U17 is intimately connected to a serial/parallel I/O counter timer chip U15 which is, in the preferred embodiment, a Zilog 84C90 CMOS Z80 KIO serial/parallel/counter/timer integrated circuit available from Zilog, Inc. This multi-function I/O chip U15 combines the functions of a parallel input/output port, a serial input/output port, bus control circuitry, and a clock timer circuit in one chip. The Zilog Z84C90 product specification describes the detailed internal operations of this circuit in the Zilog Intelligent Peripheral Controllers 1991 Handbook available from Zilog, Inc. Z84C90 CMOS Z80KIO Product specification pgs. 205-224 of the Zilog 1991 Intelligent Peripheral Controllers databook is hereby incorporated by reference.

Data and address buses A and B shown in FIG. 5A connect the Z80180 microprocessor in microcontroller U17 with the Z80 KIO circuit U15 and a gate array circuit U19, and to other portions of the electrical schematic diagrams. The gate array U19 includes miscellaneous latch and buffer circuits for the present system which normally would be found in discrete SSI or MSI integrated circuits. By combining a wide variety of miscellaneous support circuits into a single gate array, a much reduced design complexity and manufacturing cost is achieved. A detailed description of the internal operations of gate array U19 is described more fully below in conjunction with schematic diagrams of FIGS. 10A-10C.

The memory chips which operate in conjunction with the Z80 microprocessor in microcontroller chip U17 are shown in FIG. 5C. The connections A, B correspond to the connections to the address and data buses, respectively, found on FIG. 5A. Memory chips U16 and U13 are read-only memory (ROM) chips which are electrically alterable in place. These programmable ROMs, typically referred to as flash PROMs or Programmable Erasable Read Only Memories (PEROMs) hold the program code and operating parameters for the present system in a non-volatile memory. Upon power-up, the programs and operating parameters are transferred to the voice control DSP RAM U12, shown in FIG. 9B.

In the preferred embodiment, RAM chip U14 is a pseudostatic RAM which is essentially a dynamic RAM with a built-in refresh. Those skilled in the art will readily recognize that a wide variety memory chips may be used and substituted for pseudo-static RAM U14 and flash PROMs U16 and U13.

Referring once again to FIG. 3, the main controller circuit 313 communicates with the voice control DSP of circuit 306 through dual port RAM circuit 308. The digital telephone CODEC circuit 305, the voice control DSP and CODEC circuit 306, the DSP RAM 307 and the dual port RAM 308 are all shown in detailed electrical schematic diagrams of FIGS. 9A-9C.

Referring to FIG. 9A, the DSP RAM chips U6 and U7 are shown with associated support chips. Support chips U1 and U2 are in the preferred embodiment part 74HCT244 which are TTL-level latches used to capture data from the data bus and hold it for the DSP RAM chips U6 and U7. Circuits U3 and U4 are also latch circuits for also latching address information to control DSP RAM chips U6 and U7. Once again, the address bus A and data bus B shown in FIG. 9A are multi-wire connections which, for the clarity of the drawing, are shown as a thick bus wire representing a grouping of individual wires.

Also in FIG. 9A, the DSP RAMs U6 and U7 are connected to the voice control DSP and CODEC chip U8 as shown split between FIGS. 9A and 9B. DSP/CODEC chip U8 is, in the preferred embodiment, part number WE.RTM. DSP16C, digital signal processor and CODEC chip manufactured and sold by AT&T Microelectronics. This is a 16-bit programmable DSP with a voice band sigma-delta CODEC on one chip. Although the CODEC portion of this chip is capable of analog-to-digital and digital-to-analog signal acquisition and conversion system, the actual D/A and A/D functions for the telephone interface occur in digital telephone CODEC chip U12 (corresponding to digital telephone CODEC circuit 305 of FIG. 3). Chip U8 includes circuitry for sampling, data conversion, anti-aliasing filtering and anti-imaging filtering. The programmable control of DSP/CODEC chip U8 allows it to receive digitized voice from the telephone interface (through digital telephone CODEC chip U12) and store it in a digitized form in the dual port RAM chip U11. The digitized voice can then be passed to the main controller circuit 313 where the digitized voice may be transmitted to the personal computer over the RS232 circuit 315. In a similar fashion, digitized voice stored by the main controller circuit 313 in the dual port RAM U11 may be transferred through voice control DSP chip U8, converted to analog signals by telephone CODEC U12 and passed to the user. Digital telephone CODEC chip U12 includes a direct telephone handset interface on the chip.

The connections to DSP/CODEC chip U8 are shown split across FIGS. 9A and 9B. Address/data decode chips U9 and U10 on FIG. 9A serve to decode address and data information from the combined address/data bus for the dual port RAM chip U11 of FIG. 9B. The interconnection of the DSP/CODEC chip U8 shown on FIGS. 9A and 9B is described more fully in the WE.RTM. DSP16C Digital Signal Processor/CODEC Data Sheet published May, 1991 by AT&T Microelectronics, which is hereby incorporated by reference.

The Digital Telephone CODEC chip U12 is also shown in FIG. 9B which, in the preferred embodiment, is part number T7540 Digital Telephone CODEC manufactured and sold by AT&T Microelectronics. A more detailed description of this telephone CODEC chip U12 is described in the T7540 Digital Telephone CODEC Data Sheet and Addendum published July, 1991 by AT&T Microelectronics, which is hereby incorporated by reference.

Support circuits shown on FIG. 9C are used to facilitate communication between CODEC chip U12, DSP/CODEC chip U8 and dual port RAM U11. For example, an 8 kHz clock is used to synchronize the operation of CODEC U12 and DSP/CODEC U8.

The operation of the dual port RAM U11 is controlled both by DSP U8 and main controller chip U17. The dual port operation allows writing into one address while reading from another address in the same chip. Both processors can access the exact same memory locations with the use of a contention protocol such that when one is reading the other cannot be writing. In the preferred embodiment, dual port RAM chip U11 is part number CYZC131 available from Cyprus Semiconductor. This chip includes built in contention control so that if two processors try to access the same memory location at the same time, the first one making the request gets control of the address location and the other processor must wait. In the preferred embodiment, a circular buffer is arranged in dual port RAM chip U11 comprising 24 bytes. By using a circular buffer configuration with pointers into the buffer area, both processors will not have a contention problem.

The DSP RAM chips U6 and U7 are connected to the DSP chip U8 and also connected through the data and address buses to the Zilog microcontroller U17. In this configuration, the main controller can download the control programs for DSP U8 into DSP RAMs U6 and U7. In this fashion, DSP control can be changed by the main controller or the operating programs on the personal computer, described more fully below. The control programs stored in DSP chips U6 and U7 originate in the flash PEROM chips U16 and U17. The power-up control routine operating on controller chip U17 downloads the DSP control routines into DSP RAM chips U6 and U7.

The interface between the main controller circuit 313 and the personal computer is through SIO circuit 314 and RS232 serial interface 315. These interfaces are described more fully in conjunction with the detailed electrical schematic diagrams of FIG. 6A-6C. RS232 connection J1 is shown on FIG. 6A with the associated control circuit and interface circuitry used to generate and receive the appropriate RS232 standard signals for a serial communications interface with a personal computer. FIG. 6B is a detailed electrical schematic diagram showing the generation of various voltages for powering the hardware components of the electrical schematic diagrams of hardware components 20. The power for the present hardware components is received on connector J5 and controlled by power switch S34. From this circuitry of FIG. 6B, plus and minus 12 volts, plus five volts and minus five volts are derived for operating the various RAM chips, controller chips and support circuitry of the present system. FIG. 6C shows the interconnection of the status LED's found on the front display of the box 20.

Finally, the "glue logic" used to support various functions in the hardware components 20 are described in conjunction with the detailed electrical schematic diagrams of FIGS. 10A-10C. The connections between FIGS. 10A and 10C and the previous schematic diagrams is made via the labels for each of the lines. For example, the LED status lights are controlled and held active by direct addressing and data control of latches GA1 and GA2. For a more detailed description of the connection of the glue logic of FIGS. 10A-10C, the gate array U19 is shown connected in FIGS. 5A and 5B.

A special packet protocol is used for communication between the hardware components 20 and the personal computer (PC) 10. The protocol is used for transferring different types of information between the two devices such as the transfer of DATA, VOICE, and QUALIFIED information. The protocol also uses the BREAK as defined in CCITT X.28 as a means to maintain protocol synchronization. A description of this BREAK sequence is also described in the Statutory Invention Registration entitled "ESCAPE METHODS FOR MODEM COMMUNICATIONS", to Timothy D. Gunn filed Jan. 8, 1993, which is hereby incorporated by reference.

The protocol has two modes of operation. One mode is packet mode and the other is stream mode. The protocol allows mixing of different types of information into the data stream without having to physically switch modes of operation. The hardware component 20 will identify the packet received from the computer 10 and perform the appropriate action according to the specifications of the protocol. If it is a data packet, then the controller 313 of hardware component 20 would send it to the data pump circuit 311. If the packet is a voice packet, then the controller 313 of hardware component 20 would distribute that information to the Voice DSP 306. This packet transfer mechanism also works in the reverse, where the controller 313 of hardware component 20 would give different information to the computer 10 without having to switch into different modes. The packet protocol also allows commands to be sent to either the main controller 313 directly or to the Voice DSP 306 for controlling different options without having to enter a command state.

Packet mode is made up of 8 bit asynchronous data and is identified by a beginning synchronization character (01 hex) followed by an ID/LI character and then followed by the information to be sent. In addition to the ID/LI character codes defined below, those skilled in the art will readily recognize that other ID/LI character codes could be defined to allow for additional types of packets such as video data, or alternate voice compression algorithm packets such as Codebook Excited Linear Predictive Coding (CELP) algorithm, GSM, RPE, VSELP, etc.

Stream mode is used when large amounts of one type of packet (VOICE, DATA, or QUALIFIED) is being sent. The transmitter tells the receiver to enter stream mode by a unique command. Thereafter, the transmitter tells the receiver to terminate stream mode by using the BREAK command followed by an "AT" type command. The command used to terminate the stream mode can be a command to enter another type of stream mode or it can be a command to enter back into packet mode.

Currently there are 3 types of packets used: DATA, VOICE, and QUALIFIED. Table 1 shows the common packet parameters used for all three packet types. Table 2 shows the three basic types of packets with the sub-types listed.

A Data Packet is shown in Table 1 and is used for normal data transfer between the controller 313 of hardware component 20 and the computer 10 for such things as text, file transfers, binary data and any other type of information presently being sent through modems. All packet transfers begin with a synch character 01 hex (synchronization byte). The Data Packet begins with an ID byte which specifies the packet type and packet length. Table 3 describes the Data Packet byte structure and Table 4 describes the bit structure of the ID byte of the Data Packet. Table 5 is an example of a Data Packet with a byte length of 6. The value of the LI field is the actual length of the data field to follow, not counting the ID byte.

The Voice Packet is used to transfer compressed VOICE messages between the controller 313 of hardware component 20 and the computer 10. The Voice Packet is similar to the Data Packet except for its length which is, in the preferred embodiment, currently fixed at 23 bytes of data. Once again, all packets begin with a synchronization character chosen in the preferred embodiment to be 01 hex (01H). The ID byte of the Voice Packet is completely a zero byte: all bits are set to zero. Table 6 shows the ID byte of the Voice Packet and Table 7 shows the Voice Packet byte structure.

The Qualified Packet is used to transfer commands and other non-data/voice related information between the controller 313 of hardware component 20 and the computer 10. The various species or types of the Qualified Packets are described below and are listed above in Table 2. Once again, all packets start with a synchronization character chosen in the preferred embodiment to be 01 hex (01H). A Qualified Packet starts with two bytes where the first byte is the ID byte and the second byte is the QUALIFIER type identifier. Table 8 shows the ID byte for the Qualified Packet, Table 9 shows the byte structure of the Qualified Packet and Tables 10-12 list the Qualifier Type byte bit maps for the three types of Qualified Packets.

The Length Identifier of the ID byte equals the amount of data which follows including the QUALIFIER byte (QUAL byte+DATA). If LI=1, then the Qualifier Packet contains the Q byte only.

The bit maps of the Qualifier Byte (QUAL BYTE) of the Qualified Packet are shown in Tables 10-12. The bit map follows the pattern whereby if the QUAL byte=0, then the command is a break. Also, bit 1 of the QUAL byte designates ack/nak, bit 2 designates flow control and bit 6 designates stream mode command. Table 10 describes the Qualifier Byte of Qualified Packet, Group 1 which are immediate commands. Table 11 describes the Qualifier Byte of Qualified Packet, Group 2 which are stream mode commands in that the command is to stay in the designated mode until a BREAK+INIT command string is sent. Table 12 describes the Qualifier Byte of Qualified Packet, Group 3 which are information or status commands.

The Qualifier Packet indicating stream mode and BREAK attention is used when a large of amount of information is sent (voice, data . . . ) to allow the highest throughput possible. This command is mainly intended for use in DATA mode but can be used in any one of the possible modes. To change from one mode to another, a break-init sequence would be given. A break "AT . . . <cr>" type command would cause a change in state and set the serial rate from the "AT" command.

In order to determine the status of the cellular link, a supervisory packet shown in Table 13 is used. Both sides of the cellular link will send the cellular supervisory packet every 3 seconds. Upon receiving the cellular supervisory packet, the receiving side will acknowledge it using the ACK field of the cellular supervisory packet. If the sender does not receive an acknowledgement within one second, it will repeat sending the cellular supervisory packet up to 12 times. After 12 attempts of sending the cellular supervisory packet without an acknowledgement, the sender will disconnect the line. Upon receiving an acknowledgement, the sender will restart its 3 second timer. Those skilled in the art will readily recognize that the timer values and wait times selected here may be varied without departing from the spirit or scope of the present invention.

The Speech Compression algorithm described above for use in the voice mail function, the multimedia mail function and the show and tell function of the present system is all accomplished via the voice control circuit 306. Referring once again to FIG. 3, the user is talking either through the handset, the headset or the microphone/speaker telephone interface. The analog voice signals are received and digitized by the telephone CODEC circuit 305. The digitized voice information is passed from the digital telephone CODEC circuit 305 to the voice control circuits 306. The digital signal processor (DSP) of the voice control circuit 306 is programmed to do the voice compression algorithm. The source code programmed into the voice control DSP is attached in the microfiche appendix. The DSP of the voice control circuit 306 compresses the speech and places the compressed digital representations of the speech into special packets described more fully below. As a result of the voice compression algorithm, the compressed voice information is passed to the dual port ram circuit 308 for either forwarding and storage on the disk of the personal computer via the RS232 serial interface or for multiplexing with conventional modem data to be transmitted over the telephone line via the telephone line interface circuit 309 in the voice-over-data mode of operation Show and Tell function 123).

To multiplex high-fidelity speech with digital data and transmit both over the over the telephone line, a high available bandwidth would normally be required. In the present invention, the analog voice information is digitized into 8-bit PCM data at an 8 kHz sampling rate producing a serial bit stream of 64,00 bps serial data rate. This rate cannot be transmitted over the telephone line. With the Speech Compression algorithm described below, the 64 kbs digital voice data is compressed into a 9200 bps encoding bit stream using a fixed-point (non-floating point) DSP such that the compressed speech can be transmitted over the telephone line using a 9600 baud modem transmission. This is an approximately 7 to one compression ratio. This is accomplished in an efficient manner such that enough machine cycles remain during real time speech compression to allow real time acoustic and line echo cancellation in the same fixed-point DSP.

Even at 9200 bps serial data rate for voice data transmission, this bit rate leaves little room for concurrent conventional data transmission. A silence detection function is used to detect quiet intervals in the speech signal and substitute conventional data packets in lieu of voice data packets to effectively time multiplex the voice and data transmission. The allocation of time for conventional data transmission is constantly changing depending upon how much silence is on the voice channel.

The voice compression algorithm of the present system relies on a model of human speech which shows that human speech contains redundancy inherent in the voice patterns. Only the incremental innovations (changes) need to be transmitted. The algorithm operates on 160 digitized speech samples (20 milliseconds), divides the speech samples into time segments of 5 milliseconds each, and uses predictive coding on each segment. With this algorithm, the current segment is predicted as best as possible based on the past recreated segments and a difference signal is determined. The difference value is compared to the stored difference values in a lookup table or code book, and the address of the closest value is sent to the remote site along with the predicted gain and pitch values for each segment. In this fashion, four 5 ms speech segments can be reduced to a packet of 23 bytes or 184 bits (46 bits per sample segment). By transmitting 184 bits every 20 milliseconds, an effective serial data transmission rate of 9200 bps is accomplished.

To produce this compression, the present system includes a unique Vector Quantization (VQ) speech compression algorithm designed to provide maximum fidelity with minimum compute power and bandwidth. The VQ algorithm has two major components. The first section reduces the dynamic range of the input speech signal by removing short term and long term redundancies. This reduction is done in the waveform domain, with the synthesized part used as the reference for determining the incremental "new" content. The second section maps the residual signal into a code book optimized for preserving the general spectral shape of the speech signal.

FIG. 11 is a high level signal flow block diagram of the speech compression algorithm used in the present system to compress the digitized voice for transmission over the telephone line in the voice over data mode of operation or for storage and use on the personal computer. The transmitter and receiver components are implemented using the programmable voice control DSP/CODEC circuit 306 shown in FIG. 3.

The DC removal stage 1101 receives the digitized speech signal and removes the D.C. bias by calculating the long-term average and subtracting it from each sample. This ensures that the digital samples of the speech are centered about a zero mean value. The pre-emphasis stage 1103 whitens the spectral content of the speech signal by balancing the extra energy in the low band with the reduced energy in the high band.

The system finds the innovation in the current speech segment by subtracting 1109 the prediction from reconstructed past samples synthesized from synthesis stage 1107. This process requires the synthesis of the past speech samples locally (analysis by synthesis). The synthesis block 1107 at the transmitter performs the same function as the synthesis block 1113 at the receiver. When the reconstructed previous segment of speech is subtracted from the present segment (before prediction), a difference term is produced in the form of an error signal. This residual error is used to find the best match in the code book 1105. The code book 1105 quantizes the error signal using a code book generated from a representative set of speakers and environments. A minimum mean squared error match is determined in 5 ms segments. In addition, the code book is designed to provide a quantization error with spectral rolloff (higher quantization error for low frequencies and lower quantization error for higher frequencies). Thus, the quantization noise spectrum in the reconstructed signal will always tend to be smaller than the underlying speech signal.

The channel corresponds to the telephone line in which the compressed speech bits are multiplexed with data bits using a packet format described below. The voice bits are sent in 100 ms packets of 5 frames each, each frame corresponding to 20 ms of speech in 160 samples. Each frame of 20 ms is further divided into 4 sub-blocks or segments of 5 ms each. In each sub-block of the data consists of 7 bits for the long term predictor, 3 bits for the long term predictor gain, 4 bits for the sub-block gain, and 32 bits for each code book entry for a total 46 bits each 5 ms. The 32 bits for code book entries consists of four 8-bit table entries in a 256 long code book of 1.25 ms duration. In the code book block, each 1.25 ms of speech is looked up in a 256 word code book for the best match. The 8-bit table entry is transmitted rather than the actual samples. The code book entries are pre-computed from representative speech segments. (See the DSP Source Code in the microfiche appendix.)

On the receiving end 1200, the synthesis block at the receiver performs the same function as the synthesis block 1107 at the transmitter. The synthesis block 1113 reconstructs the original signal from the voice data packets by using the gain and pitch values and code book address corresponding to the error signal most closely matched in the code book. The code book at the receiver is similar to the code book 1105 in the transmitter. Thus the synthesis block recreates the original pre-emphasized signal. The de-emphasis stage 1115 inverts the pre-emphasis operation by restoring the balance of original speech signal.

The complete speech compression algorithm is summarized as follows:

a) Remove any D.C. bias in the speech signal.

b) Pre-emphasize the signal.

c) Find the innovation in the current speech segment by subtracting the prediction from reconstructed past samples. This step requires the synthesis of the past speech samples locally (analysis by synthesis) such that the residual error is fed back into the system.

d) Quantize the error signal using a code book generated from a representative set of speakers and environments. A minimum mean squared error match is determined in 5 ms segments. In addition, the code book is designed to provide a quantization error with spectral rolloff (higher quantization error for low frequencies and lower quantization error for higher frequencies). Thus, the quantization noise spectrum in the reconstructed signal will always tend to be smaller than the underlying speech signal.

e) At the transmitter and the receiver, reconstruct the speech from the quantized error signal fed into the inverse of the function in step c above. Use this signal for analysis by synthesis and for the output to the reconstruction stage below.

f) Use a de-emphasis filter to reconstruct the output.

The major advantages of this approach over other low-bit-rate algorithms are that there is no need for any complicated calculation of reflection coefficients (no matrix inverse or lattice filter computations). Also, the quantization noise in the output speech is hidden under the speech signal and there are no pitch tracking artifacts: the speech sounds "natural", with only minor increases of background hiss at lower bit-rates. The computational load is reduced significantly compared to a VSELP algorithm and variations of the same algorithm provide bit rates of 8, 9.2 and 16 Kbit/s. The total delay through the analysis section is less than 20 milliseconds in the preferred embodiment. The present algorithm is accomplished completely in the waveform domain and there is no spectral information being computed and there is no filter computations needed.

The speech compression algorithm is described in greater detail with reference to FIGS. 11 through 13, and with reference to the block diagram of the hardware components of the present system shown at FIG. 3. Also, reference is made to the detailed schematic diagrams in FIGS. 9A-9C. The voice compression algorithm operates within the programmed control of the voice control DSP circuit 306. In operation, the speech or analog voice signal is received through the telephone interface 301, 302 or 303 and is digitized by the digital telephone CODEC circuit 305. The CODEC for circuit 305 is a companding .mu.-law CODEC. The analog voice signal from the telephone interface is band-limited to about 3,500 Hz and sampled at 8 kHz by digital telephone CODEC 305. Each sample is encoded into 8-bit PCM data producing a serial 64 kb/s signal. The digitized samples are passed to the voice control DSP/CODEC of circuit 306. There, the 8-bit .mu.-law PCM data is converted to 13-bit linear PCM data. The 13-bit representation is necessary to accurately represent the linear version of the logarithmic 8-bit .mu.-law PCM data. With linear PCM data, simpler mathematics may be performed on the PCM data.

The voice control DSP/CODEC of circuit 306 correspond to the single integrated circuit U8 shown in FIGS. 9A and 9B as a WE.RTM. DSP16C Digital Signal Processor/CODEC from AT&T Microelectronics which is a combined digital signal processor and a linear CODEC in a single chip as described above. The digital telephone CODEC of circuit 305 corresponds to integrated circuit U12 shown in FIG. 9(b) as a T7540 companding .mu.-law CODEC.

The sampled and digitized PCM voice signals from the telephone .mu.-law CODEC U12 shown in FIG. 9B are passed to the voice control DSP/CODEC U8 via direct data lines clocked and synchronized to an 8 KHz clocking frequency. The digital samples are loaded into the voice control DSP/CODEC U8 one at a time through the serial input and stored into an internal queue held in RAM and converted to linear PCM data. As the samples are loaded into the end of the queue in the RAM of the voice control DSP U8, the samples at the head of the queue are operated upon by the voice compression algorithm. The voice compression algorithm then produces a greatly compressed representation of the speech signals in a digital packet form. The compressed speech signal packets are then passed to the dual port RAM circuit 308 shown in FIG. 3 for use by the main controller circuit 313 for either transferring in the voice-over-data mode of operation or for transfer to the personal computer for storage as compressed voice for functions such as telephone answering machine message data, for use in the multi-media documents and the like.

In the voice-over-data mode of operation, voice control DSP/CODEC circuit 306 of FIG. 3 will be receiving digital voice PCM data from the digital telephone CODEC circuit 305, compressing it and transferring it to dual port RAM circuit 308 for multiplexing and transfer over the telephone line. This is the transmit mode of operation of the voice control DSP/CODEC circuit 306 corresponding to transmitter block 1100 of FIG. 11 and corresponding to the compression algorithm of FIG. 12.

Concurrent with this transmit operation, the voice control DSP/CODEC circuit 306 is receiving compressed voice data packets from dual port RAM circuit 308, uncompressing the voice data and transferring the uncompressed and reconstructed digital PCM voice data to the digital telephone CODEC 305 for digital to analog conversion and eventual transfer to the user through the telephone interface 301, 302, 304. This is the receive mode of operation of the voice control DSP/CODEC circuit 306 corresponding to receiver block 1200 of FIG. 11 and corresponding to the decompression algorithm of FIG. 13. Thus the voice-control DSP/CODEC circuit 306 is processing the voice data in both directions in a full-duplex fashion.

The voice control DSP/CODEC circuit 306 operates at a clock frequency of approximately 24.576 MHz while processing data at sampling rates of approximately 8 KHz in both directions. The voice compression/decompression algorithms and packetization of the voice data is accomplished in a quick and efficient fashion to ensure that all processing is done in real-time without loss of voice information. This is accomplished in an efficient manner such that enough machine cycles remain in the voice control DSP circuit 306 during real time speech compression to allow real time acoustic and line echo cancellation in the same fixed-point DSP.

In programmed operation, the availability of an eight-bit sample of PCM voice data from the .mu.-law digital telephone CODEC circuit 305 causes an interrupt in the voice control DSP/CODEC circuit 306 where the sample is loaded into internal registers for processing. Once loaded into an internal register it is transferred to a RAM address which holds a queue of samples. The queued PCM digital voice samples are converted from 8-bit .mu.-law data to a 13-bit linear data format using table lookup for the conversion. Those skilled in the art will readily recognize that the digital telephone CODEC circuit 305 could also be a linear CODEC.

Referring to FIG. 11, the digital samples are shown as speech entering the transmitter block 1100. The transmitter block, of course, is the mode of operation of the voice-control DSP/CODEC circuit 306 operating to receive local digitized voice information, compress it and packetize it for transfer to the main controller circuit 313 for transmission on the telephone line. The telephone line connected to telephone line interface 309 of FIG. 3 corresponds to the channel 1111 of FIG. 11.

A frame rate for the voice compression algorithm is 20 milliseconds of speech for each compression. This correlates to 160 samples to process per frame. When 160 samples are accumulated in the queue of the internal DSP RAM, the compression of that sample frame is begun.

The voice-control DSP/CODEC circuit 306 is programmed to first remove the DC component 1101 of the incoming speech. The DC removal is an adaptive function to establish a center base line on the voice signal by digitally adjusting the values of the PCM data. The formula for removal of the DC bias or drift is as follows:

The removal of the DC is for the 20 millisecond frame of voice which amounts to 160 samples. The selection of .alpha. is based on empirical observation to provide the best result.

Referring to FIG. 12, the voice compression algorithm in a control flow diagram is shown which will assist in the understanding of the block diagram of FIG. 11. The analysis and compression begin at block 1201 where the 13-bit linear PCM speech samples are accumulated until 160 samples representing 20 milliseconds of voice or one frame of voice is passed to the DC removal portion of code operating within the programmed voice control DSP/CODEC circuit 306. The DC removal portion of the code described above approximates the base line of the frame of voice by using an adaptive DC removal technique.

A silence detection algorithm 1205 is also included in the programmed code of the DSP/CODEC 306. The silence detection function is a summation of the square of each sample of the voice signal over the frame. If the power of the voice frame falls below a preselected threshold, this would indicate a silent frame. The detection of a silence frame of speech is important for later multiplexing of the V-data and C-data described below. During silent portions of the speech, the main controller circuit 313 will transfer conventional digital data (C-data) over the telephone line in lieu of voice data (V-data). The formula for computing the power is ##EQU1##

If the power PWR is lower than a preselected threshold, then the present voice frame is flagged as containing silence (See Table 15). The 160-sample silent frame is still processed by the voice compression algorithm; however, the silent frame packets are discarded by the main controller circuit 313 so that digital data may be transferred in lieu of voice data.

The rest of the voice compression is operated upon in segments where there are four segments per frame amounting to 40 samples of data per segment. It is only the DC removal and silence detection which is accomplished over an entire 20 millisecond frame. The pre-emphasis 1207 of the voice compression algorithm shown in FIG. 12 is the next step. The formula for the pre-emphasis is

Each segment thus amounts to five milliseconds of voice which is equal to 40 samples. Pre-emphasis then is done on each segment. The selection of .tau. is based on empirical observation to provide the best result.

The pre-emphasis essentially flattens the signal by reducing the dynamic range of the signal. By using pre-emphasis to flatten the dynamic range of the signal, less of a signal range is required for compression making the compression algorithm operate more efficiently.

The next step in the speech compression algorithm is the long-term predictor (LTP). The long-term prediction is a method to detect the innovation in the voice signal. Since the voice signal contains many redundant voice segments, we can detect these redundancies and only send information about the changes in the signal from one segment to the next. This is accomplished by comparing the linear PCM data of the current segment on a sample by sample basis to the reconstructed linear PCM data from the previous segments to obtain the innovation information and an indicator of the error in the prediction.

The first step in the long term prediction is to predict the pitch of the voice segment and the second step is to predict the gain of the pitch. For each segment of 40 samples, a long-term correlation lag PITCH and associated LTP gain factor .beta..sub.j (where j=0, 1, 2, 3 corresponding to each of the four segments of the frame) are determined at 1209 and 1211, respectively. The computations are done as follows.

From MINIMUM PITCH (40) to MAXIMUM PITCH (120) for indices 40 through 120 (the pitch values for the range of previous speech viewed), the voice control DSP circuit 306 computes the cross correlation between the current speech segment and the previous speech segment by comparing the samples of the current speech segment against the reconstructed speech samples of the previous speech segment using the following formula: ##EQU2## where j=40, . . . 120

S=current sample of current segment

S'=past sample of reconstructed previous segment

n.sub.k =0, 40, 80, 120 (the subframe index)

and where the best fit is

The value of j for which the peak occurs is the PITCH. This is a 7 bit value for the current segment calculated at 1209. The value of j is an indicator of the delay or lag at which the cross correlation matches the best between the past reconstructed segment and the current segment. This indicates the pitch of the voice in the current frame. The maximum computed value of j is used to reduce the redundancy of the new segment compared to the previous reconstructed segments in the present algorithm since the value of j is a measure of how close the current segment is to the previous reconstructed segments.

Next, the voice control DSP circuit 306 computes the LTP gain factor .beta. at 1211 using the following formula in which Sxy is the current segment and Sxx is the previous reconstructed segment: ##EQU3##

The value of the LTP gain factor .beta. is a normalized quantity between zero and unity for this segment where .beta. is an indicator of the correlation between the segments. For example, a perfect sine wave would produce a .beta. which would be close to unity since the correlation between the current segments and the previous reconstructed segments should be almost a perfect match so the LTP gain factor is one.

The LTP gain factor is quantized from a LTP Gain Table. This table is characterized in Table 14.

The gain value of .beta. is then selected from this table depending upon which zone or range .beta..sub.segment was found as depicted in Table 14. For example, if .beta..sub.segment is equal to 0.45, then .beta. is selected to be 2. This technique quantizes the .beta. into a 3-bit quantity.

Next, the LTP (Long Term Predictor) filter function 1213 is computed. The pitch value computed above is used to perform the long-term analysis filtering to create an error signal e(n). The normalized error signals will be transmitted to the other site as an indicator of the original signal on a per sample basis. The filter function for the current segment is as follows:

Next, the code book search and vector quantization function 1215 is performed. First, the voice control DSP circuit 306 computes the maximum sample value in the segment with the formula:

This gain different than the LTP gain. This gain is the maximum amplitude in the segment. This gain is quantized using the GAIN table described in the DSP Source Code attached in the microfiche appendix. Next, the voice control DSP circuit 306 normalizes the LTP filtered speech by the quantized GAIN value by using the maximum error signal .vertline.e(n).vertline. (absolute value for e(n)) for the current segment and dividing this into every sample in the segment to normalize the samples across the entire segment. Thus the e(n) values are all normalized to have values between zero and one using the following:

Each segment of 40 samples is comprised of four subsegments of 10 samples each. The voice control DSP circuit 306 quantizes 10 samples of e(n) with an index into the code book. The code book consists of 256 entries (256 addresses) with each code book entry consisting of ten sample values. Every entry of 10 samples in the code book is compared to the 10 samples of each subsegment. Thus, for each subsegment, the code book address or index is chosen based on a best match between the 10-sample subsegment and the closest 10-sample code book entry. The index chosen has the least difference according to the following minimization formula: ##EQU4## where x.sub.i =the input vector of 10 samples, and

y.sub.i =the code book vector of 10 samples

This comparison to find the best match between the subsegment and the code book entries is computationally intensive. A brute force comparison may exceed the available machine cycles if real time processing is to be accomplished. Thus, some shorthand processing approaches are taken to reduce the computations required to find the best fit. The above formula can be computed in a shorthand fashion by precomputing and storing some of the values of this equation. For example, by expanding out the above formula, some of the unnecessary terms may be removed and some fixed terms may be precomputed: ##EQU5## where x.sub.i.sup.2 is a constant so it may be dropped from the formula, and where the value of 1/2.SIGMA.y.sub.i.sup.2 may be precomputed and stored as the eleventh value in the code book so that the only real-time computation involved is the following formula: ##EQU6##

Thus, for a segment of 40 samples, we will transmit 4 code book indexes corresponding to 4 subsegments of 10 samples each. After the appropriate index into the code book is chosen, the LTP filtered speech samples are replaced with the code book samples. These samples are then multiplied by the quantized GAIN in block 1217.

Next, the inverse of the LTP filter function is computed at 1219:

The voice is reconstructed at the receiving end of the voice-over-data link according to the reverse of the compression algorithm as shown as the decompression algorithm in FIG. 13. The synthesis of FIG. 13 is also performed in the compression algorithm of FIG. 12 since the past segment must be synthesized to predict the gain and pitch of the current segment.

The use of the speaker 304 and the microphone 303 necessitates the use of an acoustical echo cancellation algorithm to prevent feedback from destroying the voice signals. In addition, a line echo cancellation algorithm is needed no matter which telephone interface 301, 302 or 303/304 is used. The echo cancellation algorithm used is an adaptive echo canceler which operates in any of the modes of operation of the present system whenever the telephone interface is operational. In particular the echo canceller is operational in a straight telephone connection and it is operational in the voice-over-data mode of operation.

In the case of a straight telephone voice connection between the telephone interface 301, 302, 303/304 and the telephone line interface 309 in communication with an analog telephone on the other end, the digitized PCM voice data from digital telephone CODEC 305 is transferred through the voice control DSP/CODEC circuit 306 where it is processed in the digital domain and converted back from a digital form to an analog form by the internal linear CODEC of voice-control DSP/CODEC circuit 306. Since digital telephone CODEC circuit 305 is a .mu.-law CODEC and the internal CODEC to the voice-control DSP/CODEC circuit 306 is a linear CODEC, a .mu.-law-to-linear conversion must be accomplished by the voice control DSP/CODEC circuit 306.

In addition, the sampling rate of digital telephone CODEC 305 is slightly less than the sampling rate of the linear CODEC of voice control DSP/CODEC circuit 306 so a slight sampling conversion must also be accomplished. The sampling rate of digital telephone .mu.-law CODEC 305 is 8000 samples per second and the sampling rate of the linear CODEC of voice control DSP/CODEC circuit 306 is 8192 samples per second.

Referring to FIG. 14 in conjunction with FIG. 3, the speech or analog voice signal is received through the telephone interface 301, 302 or 303 and is digitized by the digital telephone CODEC circuit 305 in an analog to digital conversion 1401. The CODEC for circuit 305 is a companding .mu.-law CODEC. The analog voice signal from the telephone interface is band-limited to about 3,500 Hz and sampled at 8 kHz with each sample encoded into 8-bit PCM data producing a serial 64 kb/s signal. The digitized samples are passed to the voice control DSP of circuit 306 where they are immediately converted to 13-bit linear PCM samples.

Referring again to FIG. 14, the PCM digital voice data y(n) from telephone CODEC circuit 305 is passed to the voice control DSP/CODEC circuit 306 where the echo estimate signal y(n) in the form of digital data is subtracted from it. The substraction is done on each sample on a per sample basis.

Blocks 1405 and 1421 are gain control blocks g.sub.m and g.sub.s, respectfully. These digital gain controls are derived from tables for which the gain of the signal may be set to different levels depending upon the desired level for the voice signal. These gain levels can be set by the user through the level controls in the software as shown in FIG. 49. The gain on the digitized signal is set by multiplying a constant to each of the linear PCM samples.

In an alternate embodiment, the gain control blocks g.sub.m and g.sub.s may be controlled by sensing the level of the speaker's voice and adjusting the gain accordingly. This automatic gain control facilitates the operation of the silence detection described above to assist in the time allocation between multiplexed data and voice in the voice over data mode of operation.

In voice over data mode, the output of gain control block g.sub.m is placed in a buffer for the voice compression/decompression algorithm 1425 instead of sample rate converter 1407. The samples in this mode are accumulated, as described above, and compressed for multiplexing and transmission by the main controller 313. Also in voice over data mode, the gain control block 1421 receives decompressed samples from the voice compression/decompression algorithm 1425 instead of sample rate converter 1423 for output.

The echo canceler of FIG. 14 uses a least mean square (LMS) method of adaptive echo cancellation. The echo estimate signal subtracted from the incoming signal at 1403 is determined by function 1411. Function 1411 is a an FIR (finite impulse response) filter having in the preferred embodiment an impulse response which is approximately the length of delay though the acoustic path. The coefficients of the FIR filter are modeled and tailored after the acoustic echo path of the echo taking into account the specific physical attributes of the box that the speaker 304 and microphone 303 are located in and the proximity of the speaker 304 to the microphone 303. Thus, any signal placed on to the speaker is sent through the echo cancellation function 1411 to be subtracted from the signals received by the microphone 303 after an appropriate delay to match the delay in the acoustic path. The formula for echo replication of function box 1411 is: ##EQU7## and the result of the subtraction of the echo cancellation signal y(n) from the microphone signal y(n) is

The LMS coefficient function 1413 provides adaptive echo cancellation coefficients for the FIR filter of 1411. The signal is adjusted based on the following formula: ##EQU8## where i=0, . . . N-1

N=# of TAPS

n=Time Index

.beta.=2.sup.-7

k=1000

The echo cancellation of functions 1415 and 1417 are identical to the functions of 1413 and 1411, respectively. The functions 1407 and 1423 of FIG. 14 are sample rate conversions as described above due to the different sampling rates of the digital telephone CODEC circuit 305 and the voice control CODEC of circuit 306.

As described above, the present system can transmit voice data and conventional data concurrently by using time multiplex technology. The digitized voice data, called V-data carries the speech information. The conventional data is referred to as C-data. The V-data and C-data multiplex transmission is achieved in two modes at two levels: the transmit and receive modes and data service level and multiplex control level. This operation is shown diagrammatically in FIG. 15.

In transmit mode, the main controller circuit 313 of FIG. 3 operates in the data service level 1505 to collect and buffer data from both the personal computer 10 (through the RS232 port interface 315) and the voice control DSP 306. In multiplex control level 1515, the main controller circuit 313 multiplexes the data and transmits that data out over the phone line 1523. In the receive mode, the main controller circuit 313 operates in the multiplex control level 1515 to de-multiplex the V-data packets and the C-data packets and then operates in the data service level 1505 to deliver the appropriate data packets to the correct destination: the personal computer 10 for the C-data packets or the voice control DSP circuit 306 for V-data.

In transmit mode, there are two data buffers, the V-data buffer 1511 and the C-data buffer 1513, implemented in the main controller RAM 316 and maintained by main controller 313. When the voice control DSP circuit 306 engages voice operation, it will send a block of V-data every 20 ms to the main controller circuit 313 through dual port RAM circuit 308. Each V-data block has one sign byte as a header and 23 bytes of V-data, as described in Table 15 below.

The sign byte header is transferred every frame from the voice control DSP to the controller 313. The sign byte header contains the sign byte which identifies the contents of the voice packet. The sign byte is defined as follows:

00 hex=the following V-data contains silent sound

01 hex=the following V-data contains speech information

If the main controller 313 is in transmit mode for V-data/C-data multiplexing, the main controller circuit 313 operates at the data service level to perform the following tests. When the voice control DSP circuit 306 starts to send the 23-byte V-data packet through the dual port RAM to the main controller circuit 313, the main controller will check the V-data buffer to see if the buffer has room for 23 bytes. If there is sufficient room in the V-data buffer, the main controller will check the sign byte in the header preceding the V-data packet. If the sign byte is equal to one (indicating voice information in the packet), the main controller circuit 313 will put the following 23 bytes of V-data into the V-data buffer and clear the silence counter to zero. Then the main controller 313 sets a flag to request that the V-data be sent by the main controller at the multiplex control level.

If the sign byte is equal to zero (indicating silence in the V-data packet), the main controller circuit 313 will increase the silence counter by 1 and check if the silence counter has reached 5. When the silence counter reaches 5, the main controller circuit 313 will not put the following 23 bytes of V-data into the V-data buffer and will stop increasing the silence counter. By this method, the main controller circuit 313 operating at the service level will only provide non-silence V-data to the multiplex control level, while discarding silence V-data packets and preventing the V-data buffer from being overwritten.

The operation of the main controller circuit 313 in the multiplex control level is to multiplex the V-data and C-data packets and transmit them through the same channel. At this control level, both types of data packets are transmitted by the HDLC protocol in which data is transmitted in synchronous mode and checked by CRC error checking. If a V-data packet is received at the remote end with a bad CRC, it is discarded since 100% accuracy of the voice channel is not ensured. If the V-data packets were re-sent in the event of corruption, the real-time quality of the voice transmission would be lost. In addition, the C-data is transmitted following a modem data communication protocol such as CCITT V.42.

In order to identify the V-data block to assist the main controller circuit 313 to multiplex the packets for transmission at his level, and to assist the remote site in recognizing and de-multiplexing the data packets, a V-data block is defined which includes a maximum of five V-data packets. The V-data block size and the maximum number of blocks are defined as follows:

The V-data block header=80 h;

The V-data block size=23;

The maximum V-data block size=5;

The V-data block has higher priority to be transmitted than C-data to ensure the integrity of the real-time voice transmission. Therefore, the main controller circuit 313 will check the V-data buffer first to determine whether it will transmit V-data or C-data blocks. If V-data buffer has V-data of more than 69 bytes, a transmit block counter is set to 5 and the main controller circuit 313 starts to transmit V-data from the V-data buffer through the data pump circuit 311 onto the telephone line. Since the transmit block counter indicates 5 blocks of V-data will be transmitted in a continuous stream, the transmission will stop either at finish the 115 bytes of V-data or if the V-data buffer is empty. If V-data buffer has V-data with number more than 23 bytes, the transmit block counter is set 1 and starts transmit V-data. This means that the main controller circuit will only transmit one block of V-data. If the V-data buffer has V-data data with less than 23 bytes, the main controller circuit services the transmission of C-data.

During the transmission of a C-data block, the V-data buffer condition is checked before transmitting the first C-data byte. If the V-data buffer contains more than one V-data packet, the current transmission of the C-data block will be terminated in order to handle the V-data.

On the receiving end of the telephone line, the main controller circuit 313 operates at the multiplex control level to de-multiplex received data to V-data and C-data. The type of block can be identified by checking the first byte of the incoming data blocks. Before receiving a block of V-data, the main controller circuit 313 will initialize a receive V-data byte counter, a backup pointer and a temporary V-data buffer pointer. The value of the receiver V-data byte counter is 23, the value of the receive block counter is 0 and the backup pointer is set to the same value as the V-data receive buffer pointer. If the received byte is not equal to 80 hex (80 h indicating a V-data packet), the receive operation will follow the current modem protocol since the data block must contain C-data. If the received byte is equal to 80 h, the main controller circuit 313 operating in receive mode will process the V-data. For a V-data block received, when a byte of V-data is received, the byte of V-data is put into the V-data receive buffer, the temporary buffer pointer is increased by 1 and the receive V-data counter is decreased by 1. If the V-data counter is down to zero, the value of the temporary V-data buffer pointer is copied into the backup pointer buffer. The value of the total V-data counter is added with 23 and the receive V-data counter is reset to 23. The value of the receive block counter is increased by 1. A flag to request service of V-data is then set. If the receive block counter has reached 5, the main controller circuit 313 will not put the incoming V-data into the V-data receive buffer but throw it away. If the total V-data counter has reached its maximum value, the receiver will not put the incoming V-data into the V-data receive buffer but throw it away.

At the end of the block which is indicated by receipt of the CRC check bytes, the main controller circuit 313 operating in the multiplex control level will not check the result of the CRC but instead will check the value of the receive V-data counter. If the value is zero, the check is finished, otherwise the value of the backup pointer is copied back into the current V-data buffer pointer. By this method, the receiver is insured to demultiplex the V-data from the receiving channel 23 bytes at a time. The main controller circuit 313 operating at the service level in the receive mode will monitor the flag of request service of V-data. If the flag is set, the main controller circuit 313 will get the V-data from the V-data buffer and transmit it to the voice control DSP circuit 306 at a rate of 23 bytes at a time. After sending a block of V-data, it decreases 23 from the value in the total V-data counter.

The hardware components of the present system are designed to be controlled by an external computing device such as a personal computer. As described above, the hardware components of the present system may be controlled through the use of special packets transferred over the serial line interface between the hardware components and the personal computer. Those skilled in the art will readily recognize that the hardware components of the present systems may be practiced independent of the software components of the present systems and that the preferred software description described below is not to be taken in a limiting sense.

The combination of the software components and hardware components described in the present patent application may conveniently be referred to as a Personal Communication System (PCS). The present system provides for the following functions:

1. The control and hands-off operation of a telephone with a built-in speaker and microphone.

2. Allowing the user to create outgoing voice mail messages with a voice editor, and logging incoming voice mail messages with a time and date stamp.

3. Creating queues for outgoing faxes including providing the ability for a user to send faxes from unaware applications through a print command; also allowing the user the user to receive faxes and logging incoming faxes with a time and date stamp.

4. Allowing a user to create multi-media messages with the message composer. The message can contain text, graphics, picture, and sound segments. A queue is created for the outgoing multi-media messages, and any incoming multi-media messages are logged with a time and date stamp.

5. Providing a way for a user to have a simultaneous data and voice connection over a single communication line.

6. Providing terminal emulation by invoking an external terminal emulation program.

7. Providing address book data bases for all outbound calls and queues for the telephone, voice mail, fax manager, multi-media mail and show-and-tell functions. A user may also search through the data base using a dynamic pruning algorithm keyed on order insensitive matches.

FIG. 16 shows the components of a computer system that may be used with the PCS. The computer includes a keyboard 101 by which a user may input data into a system, a computer chassis 103 which holds electrical components and peripherals, a screen display 105 by which information is displayed to the user, and a pointing device 107, typically a mouse, with the system components logically connected to each other via internal system bus within the computer. The PCS software runs on a central processing unit 109 within the computer.

FIG. 17 reveals the high-level structure of the PCS software. A main menu function 111 is used to select the following subfunctions: setup 113, telephone 115, voice mail 117, fax manager 119, multi-media mail 121, show & tell 123, terminal 125, and address book 127.

The preferred embodiment of the present system currently runs under Microsoft Windows.RTM. software running on an IBM.RTM. personal computer or compatible. However, it will be recognized that other implementations of the present inventions are possible on other computer systems and windowing software without loss of scope or generality.

Referring once again to FIG. 1, a system consisting of PCS modem 20 and data terminal 10 are connected via phone line 30 to a second PCS system comprised of PCS modem 20A and data terminal 10A. As described above, while operating in data mode between modems 20 and 20A, the PCS system is transferring data and the telephone or voice-over data mode is inoperable at this time. In order to go into voice-over data mode, the operator of the local PCS system would need to stop the data transfer, invoke the software mode of voice-over data and restart the data transfer.

An additional feature of the present invention is to automatically enable interruption of the data transfer to invoke voice-over data mode so that a telephone connection can be made. In order to do this, the invoking party, at modem 20 for example, needs to alert the called party, at modem 20A for example, so that a voice-over data mode of operation can be invoked. In order to implement such a system, a special data packet called a supervisory packet shown in Table 16 is used. This packet uses a CCITT standard data supervisory packet which has a plurality of reserved or undefined control bits. The use of these reserved packet types should not run afoul of other data communication terminals, for example, when communicating with a non-PCS modem system. The supervisory packet is transmitted by the HDLC protocol in which data is transmitted in synchronous mode and checked by CRC error checking. The use of a supervisory packet eliminates the need for an escape command sent over the telephone line to interrupt data communications.

The transmission of the supervisory packet follows the CCITT V.42 standard, as is well known in the industry and as described in the CCITT Blue Book, volume VIII entitled Data Communication over the Telephone Network, 1989. The CCITT V.42 standard is hereby incorporated by reference. The ringdown voice data packet information follows the CCITT V.42 standard, but uses a different header format so the receiving site recognizes the difference between a data packet and a supervisory packet. The supervisory packet is distinguished from a data packet by using undefined bits in the header (80 hex) of the V.42 standard.

The attempted call to the remote PCS modem is initiated at the local site by the user lifting the handset or otherwise taking some action to tell the hardware that a voice over data connection is desired. The alert function may be by a switch on the switch-off of the telephone cradle, an opto-electric sensor near the handset cradle or by a manual switch of button on the PCS modem cabinet. The local alert of the desire to invoke voice-over-data mode causes the generation of a supervisory packet called a ringdown packet to be sent to the remote site.

The supervisory data packet has assigned 80 hex as the ring-down alert. The receiving PCS modem will recognize the ring-down alert and alert the user on the called end of the modem connection by either mimicking a telephone ring, an audible alert or a visual alert. Upon receipt of the ring-down supervisory packet, the called PCS modem will respond with an acknowledge or ringback packet using header hex 81. The acknowledge packet will alert the calling modem that the ring-down was received by use of the ACK field of the supervisory packet shown in Table 16. Receipt of the acknowledge ringback supervisory packet will cause the calling modem to mimic a ring-back tone so that the calling user is aware that the called party's telephone connected to the modem is ringing.

A further supervisory packet assigned 82 hex in the header shown in Table 16 can be used for other status such as an alert that the other party has hung up.

In operation, the user at one end lifts the handset to signal the local unit that a voice over data connection is desired. The communication link at this point was previously established and a data transfer mode of operation in is progress. The user hears a ringback tone in the earpiece of the handset, similar to the ringback tone a telephone user would hear when attempting to place a call. In the preferred embodiment of the present invention, the ringback tone is prerecorded, compressed, and stored for later playback to simulate the ringback tone using the recording features of the present invention, described more fully above.

At the called party or remote end, the speaker of the PCS Modem cabinet will simulate a ring or other tone to indicate that a connection is desired. In the preferred embodiment of the present invention, the ring tone is prerecorded, compressed, and stored for later playback to simulate the ring tone using the recording features of the present invention, described more fully above. The connection is completed by the user lifting the handset to complete the transfer from data mode to voice over data mode of operation.

If the called party does not answer on the remote end, a signal is simulated on caller end to indicate no connection was established. Using the voice mail function of the present invention, a prerecorded response could be used to indicate that the called party is unavailable.

In a preferred embodiment of the present invention, a second telephone line interface may be added to allow the system to communicate over two telephone lines simultaneously. Referring to FIGS. 3 and 18, telephone line interface 309 of FIG. 3 is duplicated as shown in FIG. 18 to allow a connection to two telephone or communications networks. The second telephone line interface 320 is controlled in a fashion similar to the first telephone line interface 309, as described in greater detail above and in conjunction with the electrical schematic diagrams of FIGS. 5A-10C.

Referring to FIG. 18, data pump circuit 311 includes a digital signal processor (DSP) and a CODEC for communicating over the telephone line interfaces 309 and 320 through MUX circuit 310. The data pump DSP and CODEC of circuit 311 performs functions such as modulation, demodulation and echo cancellation to communicate over the telephone line interfaces 309 and 320 using a plurality of telecommunications standards including FAX and modem protocols.

The main controller circuit 313 controls the DSP data pump circuit 311 through serial input/output and clock timer control (SIO/CTC) circuit 312. The main controller circuit 313 also communicates with the voice control DSP 306 through dual port RAM circuit 308, as described above.

FIG. 19 shows a typical communications environment in which the present invention may be used. A computer user may be working at a first location which, for illustrative purposes only, is depicted as his/her home 1800. The personal computer component 10 of the first location 1800 is connected through an RS-232 interface to a PCS modem 20 (as described in conjunction with FIG. 1), which for this embodiment shall be referenced as PCS modem 1803. (The combination of the software components and hardware components described in the present patent application may conveniently be referred to as a Personal Communication System or PCS.) The PCS Modem 1803 is equipped with handset 301 and a single telephone line interface DAA (Data Access Arrangement) 309. The personal computer component 10 functions by executing the software control programs described above and described in U.S. patent application Ser. No. 08/002,467 filed Jan. 8, 1993 entitled "COMPUTER-BASED MULTIFUNCTION PERSONAL COMMUNICATIONS SYSTEM", the complete application of which, including the microfiche appendix, is hereby incorporated by reference.

The PCS modem 1803 communicates with a second location via a telephone line interface through a telco central office. Those skilled in the art will readily recognize that this telephone connection may be a wide variety of connections such as standard POTS connections, trunk line connection (DID, DOD, etc), PBX interface or any number of international telephone line connections. The telephone line connection may also be by direct leased line operating either as an active network or a dead-wire interface.

In the illustration shown in FIG. 19, the preferred embodiment of the present invention communicates between the first location 1800 and the second location 1820 through a PBX 1805 with the second location 1820. The second location 1820 is depicted for illustrative purposes only as a user's office 1820. The computer 10a at the second location 1820 is attached through an RS-232 interface to another PCS Modem 1801 which is equipped with dual telephone line interfaces or dual DAA. The dual DAA PCS modem 1801 is alternatively referred to as a PCS2 modem 1801. Both the first telephone line interface DAA1 309 and the second telephone line interface DAA2 320 are connected with suitable telephone connections to the office PBX 1805. Those skilled in the art will readily recognize that a wide variety of telephone connection arrangements may be substituted for the PBX connection illustrated in FIG. 19.

The computer equipment 10a of the office location 1820 also functions by executing the software control programs described above. The PCS2 modem 1801 is also equipped with a handset 301a for voice communication. The PCS2 modem 1801 is identical to the PCS modem described above except for the addition of a second DAA circuitry as substantially shown in, and as described in conjunction with, FIG. 17. The use of a dual DAA circuitry allows the PCS2 modem 1801 to dial and connect with a third location.

The application of the dual DAA technology is typically for conference calling feature and to allow, for example, an employee located at a remote site using a PCS modem 1803 to connect through a dual DAA PCS2 modem 1801 through the employer's PBX system. By use of the employer's PBX, the employee may use the employer's telephone network for connecting anywhere in the world either for voice or data communications.

In a preferred embodiment of the present invention, and in conjunction with the ring-back command packets described above, the employee may switch PCS modem 1803 into a voice-over data mode to effect communication with PSC2 modem 1801 through DAA1 309. PCS2 modem 1801 also controls DAA2 320 to connect the voice portion of the voice over data communication from PCS modem 1803 through the PBX and out to a telephone network connection. In this fashion, the employee at the first location 1800 can maintain the data connection over a single telephone line 1802 to the second location 1820 and still make a telephone call using the handset 301. The connection between the PCS modem 1803 at the first location 1800 and the PCS2 modem 1801 at the second location 1820 through DAA1 309 is a voice over data connection. The connection between DAA2 320 of the PCS2 modem 1801 at the second location 1820 and the public telephone network, connected through PBX 1805, is analog voice only. This voice out DAA2 320 is the voice portion of the voice over data connection between PCS modem 1803 and PCS2 modem 1801.

To invoke the voice-over data connection from PCS modem 1803 through PCS2 modem 1801, a special telephone dialing command such as #*# is entered through the dialing pad of handset 301. The user/employee then enters the telephone number that he/she wishes to dial, which is sent to PCS2 modem 1801 in a supervisory packet. This action causes PCS2 modem 1801 to connect the employee at the first location 1800 to the PBX 1805 for outside line dialing. The employee can connect to remote sites either for data communication or voice communication. Voice-over data communication is also possible when using dual data pumps as described below.

In an alternate embodiment of the present invention, data conferencing is accomplished between the first location 1800 and another site through the PCS2 modem 1801. This mode of operation of the PCS modem system using a dual DAA PCS2 modem 1801 can also be used for voice or data conference calling. A voice-over data connection could be established through the employer's PBX 1805 via PCS2 modem 1801 to share data and voice over data with a plurality of other remote users. PCS2 modem 1801 may also be connected to a local area network for direct data communication or voice-over data communication to other modems and nodes on the network running under a Novell Netware. In this fashion, data conferencing such as broadcast of information, voice-over data conferencing or voice-only conferencing could be established through the PCS2 modem 1801 without breaking the data connection between PCS modem 1803 and PCS2 modem 1801.

To enable simultaneous voice and data connections between two sites, PCS2 modem 1801 is equipped as shown in either FIG. 18 or FIG. 20. In FIG. 18, telephone line interface 309 can communicate directly with telephone line interface 320 through MUX 310 under control of the single DSP Data Pump circuit 311 to pass packets containing just data or voice and data. In FIG. 20, telephone line interface 309 operates in conjunction with DSP Data Pump 311 to facilitate a voice over data connection with a PCS modem 1803. Telephone line interface 320 operates in conjunction with a second DSP Data Pump 322 to facilitate a voice over data connection or just a data connection with either another PCS modem 1803 or another PCS2 modem 1801. If the third modem is another PSC2 modem 1801, then a daisy chain system can be configured to allow a plurality of users to conference as shown in FIG. 21. The need for two data pumps 311 and 322 for two telephone line interfaces 309, 320 is driven by the speed capabilities of the data pumps 311, 322 (see FIG. 20). A single data pump as shown in FIG. 18 can service two telephone line interfaces 309, 320 if the modulation is slow enough (2400 or 4800 baud). If the speed of the components of the data pumps is fast enough, one data pump 311 is all that would be needed to service two telephone line interfaces 309, 320 (DAA1 and DAA2). The current demands of higher data speeds such as 14.4 Kbaud require the use of two data pumps 311, 322.

FIG. 21 is an example of a daisy chain connection to allow data conferencing or voice-over-data conferencing using dual DAA, dual data pump PCS2 modems 1801a. PCS2 modems 1801a correspond to the hardware configuration of FIG. 20 and are similar is design and operation to PCS2 modem 1801, which corresponds to the hardware configuration of FIG. 18. Location 1820 is configured in a similar fashion to location 1830. Other similarly configured locations may be connected to the daisy chain in FIG. 21. The result is the ability to share data or voice over data or data between PCS2 modems through telephone connections.

Referring once again to FIG. 19, voice only conference calling is accomplished with the assistance of PBX 1805. A voice over data connection is established between PCS modem 1803 and telephone line interface DAA1 309 of PCS2 modem 1801. A voice connection is thus established between handset 301 and handset 301a. A voice only connection is then established between telephone line interface DAA2 320 of PCS2 modem 1801 and PBX 1805. The user at site 1800 can then use handset 301 to use the conference calling features of PBX 1805 to join other parties to a conference call. Alternatively, a user at site 1820 can initiate the conference call by connecting handset 301a to handset 301 in a voice over data connection and the add other parties through PBX 1805.

The present inventions are to be limited only in accordance with the scope of the appended claims, since others skilled in the art may devise other embodiments still within the limits of the claims.