Serial Bus System With a Single-Wire Line

The present invention relates to an apparatus and method for connecting an input circuit transmitting means to a processor or receiving means by a single-wire line.

Methods and circuit arrangements for connecting an input circuit to a processor by means of a single-wire line are known, for example, in telecontrol systems. In these systems data is read from a remote transmitter via a single-wire line, which may be a telephone line, and a processor is fed with the signals obtained. The data of the transmitter is advantageously transmitted in digital form, which makes the transmission more reliable. If the transmitter includes a multiple-signal source, these signals can be transmitted in a serial multiplex mode or in coded form and are separated in the processor into the individual components.

Japanese patent application No. 62-95654 (A) entitled TRANSMISSION SYSTEM FOR ASYNCHRONOUS DATA to Jun Sato discloses an apparatus for reducing the number of control lines contained in a data transmission system. In the device data can be transferred with the handshake of rise and fall state changes caused by a single control line. This circuit arrangement, however, does not place the transmission and time sequencing in exclusive control of the processing means.

It is an object of the invention to provide a method and a circuit arrangement which make it possible to transmit the signals of a transmitter to a commercially available processor, particularly a microprocessor, the transmission and time sequence being controlled only by the processor.

It is another object of the invention to design the transmitter in such a way that the signal of the single-signal source or the signals of the multiple-signal source, which may be present in analog or digital form, are brought to a suitable digital form, so that a conventional single-pin input/output processor port (I/O port) can accept the signals, regardless of whether the input/output processor port has a push-pull output or an open output stage.

It is a further object of the invention to adapt the operation of the transmitter so that, as far as possible, any commercially available processor is capable of controlling the time sequence of the transmission by means of a suitable program statement as in a software program.

The fundamental idea of the invention is to encode the signals to be transmitted by the transmitter as a number (=N) which is transmitted as a pulse sequence, e.g., by a number of ones, within the data message. The transmitter indicates its intention to transmit a message to the processor by unblocking the single-wire line, which was locked by the transmitter in the zero state, and causing external or internal circuit means to pull the line to the one state. The processor detects this and forces the single-wire line back to the zero state. Thus, the pulse sequence of ones is successively formed on the single-wire line. In the transmitter, these ones are counted. If the number of ones counted is equal to the internally coded number N, further ones on the single-wire line are suppressed.

The processor, in turn, must check after every one whether the locked zero state is already present. To this end, the processor port is switched as an input to a high-impedance state, and after a short settling interval, the voltage level on the single-wire line is checked. If the transmitter has not locked the single-wire line in the zero state, the circuit means, e.g., an external pull-up resistor, will pull the-single-wire line to the one level.

Between the end of a message and the beginning of a new message, the transmitter forms a lock interval in which the single-wire line is held at zero potential. The processor can thus detect the end of the message, too, and adopts the number of ones also counted in it as the coded number N.

A significant advantage of the invention is that commercially available processors can be used, and that only a single I/O processor port is required to connect a transmitter to the processor. Another advantage is that the transmitter requires only three leads and can thus be manufactured at low cost. A further advantage of the invention is its wide range of applications, which include a great number of peripheral circuits, such as sensors, transducers, pushbutton elements, and even simple memory devices, such as ROMs for data which are seldom needed.

For a better understanding of the present invention, reference is made to the following description of exemplary embodiments thereof, considered in conjunction with the accompanying drawings, in which:

FIG. 1 is a block diagram of one preferred embodiment of the transmitter and those essential subcircuits of a processor which are coupled via the input/output port and this single-wire line to the transmitter;

FIG. 2 is a timing diagram showing various signals of the circuit arrangement of FIG. 1; and

FIG. 3 is a flowchart showing the transmission of a data message.

Referring to FIG. 1, there is shown one preferred embodiment of a portion of a processor 60 in the area of its input/output port 68, hereinafter called the "processor port". In the output mode, the processor port 68 is in a low-impedance state, and its voltage level is controlled by an output stage 65, which is designed either as a push-pull stage with the transistors 66 and 67 or as an open-collector stage or as an open-drain stage with the transistor 66. In the output mode, the output stage 65 is in a high-impedance state, so that the processor port 68 can float. In this state, the potential at the processor port 68 is sensed by means of a sensor circuit 70 and identified as a zero or one signal by means of a threshold circuit, which may form part of the sensor circuit 70. This signal is supplied to an input/output controller 75 and to the data-processing stages connected thereto in the processor 60, which are shown in the form of a block as a data-processing device 80 to simplify the illustration. The data-processing device 80 also contains the fixed and programmable program runs and is connected by data and control lines to the input/output controller 75. The necessary system clock cl is applied from outside or generated by means of a clock generator 85 in the processor 60.

If the processor port 68 is switched by the input/output controller 75 as an output, it must be ensured in accordance with the invention that the processor port 68 is pulled via a low impedance to a fixed voltage level which, as a rule, is formed by the ground terminal 62 of the processor 60. The potential of the ground terminal 62 should be approximately equal to the potential of the ground terminal 13 of the transmitter 10. In the basic embodiment of the invention, it is not necessary for the processor terminal 68 to be pulled via a low impedance to the potential of the other supply terminal 61, which is approximately the positive supply voltage VDD; therefore, the associated pull-up transistor 67 is indicated in FIG. 1 by broken lines.

The description and the embodiment of FIG. 1 assumes that the open drain terminals can pull the associated processor port 68 active only in the direction of a lower potential. In the following, a first voltage level, 1, represents a more positive voltage level, and a second voltage level, 0, a more negative voltage level, which are also referred to as one and zero level or as one signal and zero signal, respectively. For the actual voltages, the usual threshold values are the limiting levels. In another circuit technology, the potential specifications may have to be interchanged.

The transmitter 10 has only three leads, namely one for an arbitrary positive supply voltage UB at the terminal 11, one for ground at the terminal 13, and one for the data at the output terminal 12. The positive supply voltage UB is reduced by means of an internal voltage stage 50 to an internal 5-V supply, to which the conventional semiconductor manufacturing processes, particularly the CMOS process, are adapted.

Located at the output terminal 12 is a switch stage 26, 27 consisting of a decoupling resistor 27 in a series with a transistor 26, whose low end is connected to the ground terminal 13. The control electrode of the switching transistor 26 is connected to an output control circuit 25 which is supplied with data from an encoder 20, a timing signal from a timer 40, and the output signals from a sensor 30 and a comparator 35, the sensor being coupled to the output terminal 12. In the simplest case, the timer 40 is an RC delay stage which delays the output of the output control circuit 25 to determine the duration of the locked interval dr, as shown in FIG. 2.

The encoder 20 receives input signals si from a signal source 15 and converts them into a number N. This number is fed to the output control circuit 25. If the signal source 15 provides analog signals whose respective levels represent particular information, these signals have to be converted to digital form by means of an analog-to-digital converter 21 in the encoder 20. The digital signals are then processed in the encoder to form the number N as the output number of the encoder 20.

The coding will be explained in more detail by the following example, in which the signal source 15 consists of a synchro with an additional axial switch. The input signals si provided by the synchro are a clockwise signal and a counterclockwise signal as well as an independent axial signal if the axial switch was actuated. For the output of the encoder 20 it is irrelevant whether the input signals si are static or are present as pulses or pulse sequences. The encoder must only be able to distinguish them. In this simple example, the following combinations are conceivable, and to which the following numbers can be assigned in the encoder 20:

No function: N=0; clockwise rotation: N=1; counterclockwise rotation: N=2; axial switch actuated: N=3; clockwise rotation combined with actuated axial switch: N=4; and finally counterclockwise rotation combined with actuated axial switch: N=5.

With the number N delivered by the encoder 20, a down counter ZE in the output control circuit 25 as shown in FIG. 3 is preset to this number. In the course of a message transfer, the contents of this counter are decremented until the count (Z) is zero. The decrementing takes place each time a one-to-zero-level transition of the output terminal 12 is detected in the output control circuit 25. To this end, the respective potential of the output terminal 12 is applied as a signal through the sensor 30, which may also include a threshold stage, to the output control circuit 25. If the count is zero, the switching transistor 26 will be turned on, so that the output terminal 12 will be pulled via a low impedance to ground potential, The beginning of a new message, which is indicated by the encoder 20 to the output control circuit 25 by a number N greater than or equal to one, initiates in the output control circuit 25 the unblocking of the switching transistor 26, but not before the lock interval dt has expired.

It should be pointed out that the signal source 15 may be an electromechanical element and/or an all-electronic circuit which also realizes signal processing functions. Such a transducer or sensor may be fitted, for example, with electronic proximity switches, Hall-effect devices, temperature sensors, and the like, where the signal source requires no electromechanical switches and whose life and reliability are usually limited. In the case of the all-electronic signal sources, the associated electronics can then also be fed via the internal voltage stage 50. A particularly advantageous application of the present invention transmitter is, for example, the replacement of electromechanical rotary or sliding potentiometers used for volume control. Advantageous applications are also in automobiles, for example, if adjusting elements at the dashboard have to be connected with a central control processor.

It will also be understood that the present invention data transmission system may be used to transmit more complicated message formats. The message can be divided into standardized blocks of information such as a byte, wherein a message is comprised of a predetermined number of bytes known to the processor. Each pulse sequence from the transmitter will, for example, represent one byte of information. The processor will then decipher the sequence of pulses by means of a translation table included in the processor.

In FIG. 1, the circuit means for pull-up to the one level is an external pull-up resistor 90 which is connected at one end to the single-wire line 95 and at the other to the positive supply voltage VDD. This resistor 90 may also be part of the transmitter 10 or the processor 60, of course. In any case, it must be ensured that the pull-down to the zero level is effected via a substantially lower resistance than the value of the respective pull-up resistor.

Active control of the pull-up resistor by means of a transistor 91, which is preferably controlled by the output control circuit 25, is also possible. This has an added advantage in that in the usual quiescent state, i.e, when the single-wire line is at zero level, no shunt current can flow through the pull-up resistor.

Referring to FIG. 2 there is shown a timing diagram which illustrates various timing signals of the circuit arrangement of FIG. 1. The individual waveforms "a" through "h" are arranged one below the other in the same time scale, so that the time sequence becomes apparent.

Line a shows the inverted drive signal u1 for the switching transistor 26. If the waveform shown in line a is referred to the output terminal 12, the first voltage level 1 must be regarded as a floating condition of the output terminal 12. The message T begins at the instant t1 when the output terminal 12 is enabled, and ends approximately at the instant t7 as the output terminal 12 is pulled to ground potential 0. The message T is followed by the lock interval dt, which may last I ms, for example.

Line b shows the respective potential state u2 of the single-wire line 95 if the number N=3 is transmitted as message T. The single-wire line 95 is pulled to the one level by the pull-up resistor 90 and reaches this level at the instant t2. In the processor 60, the one level is detected and the single-wire line 95 is pulled to the zero level by the output stage 65 at the instant t3, the zero level being reached approximately at the instant t4. From this instant t4, the one-to-zero transition is also detected in the transmitter 10, whereby the down counter ZE is decremented by one count. At the instant t5, the processor port 68 is enabled, so that the pull-up resistor 90 can pull the single-wire line 95 to the one level again, which is reached at the instant t6. Within the message T, three pulses are thus transmitted. It is again pointed out that the control and timing are effected exclusively by the processor 60. The processor identifies the end of the message by detecting the zero level instead of the one level at the instant t6', see also line h.

Line c shows a potential curve u2 of the single-wire line 95 which is similar to that of line b, the only difference being that in the lock interval dt, the single-wire line is pulled to the one state by the push-pull output 65 of the processor 60. This generates a reset pulse R at the instant tR which is detected by means of a collision detection circuit implemented with the comparator 35 in the transmitter 10, and terminates the lock interval dt. The bus collision is caused by the fact that the push-pull stage 65 pulls up the single-wire line 95 via a low impedance, whereas the switching transistor 26 pulls the single-wire line down to ground potential. Any short circuit between the positive supply voltage VDD and the ground terminal 13 is prevented by the decoupling resistor 27. By evaluating the voltage difference ur across this decoupling resistor 27, the bus collision can be detected and the lock interval dt terminated. The voltage difference is measured by means of the comparator 35. The voltage difference ur in the event of a bus collision is shown in line e of the timing diagram. The reset pulse R can reset, for example, a flip-flop in the output control stage 25, which was set at the end of the message by the timing generator 40.

Line d of the timing diagram shows the drive voltage u3 for the output stage 65. The pull-down of the processor port 68 to ground potential occurs for the first time at the instant t3 and is terminated at the instant t5. Within the message T, this occurs again two further times, since the number to be transmitted in N=3.

Line e shows the voltage difference ur across the decoupling resistor 27, which has a nonzero value only in the presence of the reset pulse R. The pull-up to the one level is cancelled at the instant t3', whereby the bus collision is also cancelled. At the instant t8 at the earliest, the transmitter 10 can notify the processor 60 of its intention to transmit a new message.

Line f shows the duration and position of the message Tp in the data-processing device 80. The message Tp is shifted in time with respect to the message T of the transmitter 10, at line a. This is due to the fact that in the processor 60, the beginning and end of the message can be detected, respectively, at the instants t2 and t6 at the earliest. This is connected with the timing of the forced control and interrogation in the processor 60.

In Line g, the message T and the lock interval tv, shortened by the reset pulse R, are illustrated in comparison with line a with the aid of the inverted drive signal u1. The new message is announced to the processor at the instant t1'.

Line h shows the output u4. of the sensor circuit 70. This signal also forms the pulses which are fed as the coded number N to the data-processing device 80. The transmission time for one pulse is of the order of 30 microseconds, depending on the clock period of the processor. This time is, as a rule, much shorter than the duration of the lock interval of, e.g., 1 ms. On the other hand, the transmission is fast enough to transmit slow processes, which occur particularly with manual operations.

Referring to FIG. 3 in conjunction with FIG. 1 there is shown a flowchart, whose sequence of steps is initiated and terminated by the transmitter 10. The output control circuit 25 includes a down counter ZE, which in the start phase is preset by the encoder 20 to the number N, which is the number determined by the encoder from the applied input signals si. The imaginary time axis in FIG. 3 runs from the top to the bottom, so that blocks drawn at the same horizontal level are activated at approximately the same time. The times specified in FIG. 2 are indicated in FIG. 3 besides the respective blocks. An up counter ZP in the processor 60, which corresponds to the down counter ZE in the transmitter 10, forms part of the processing device 80 and will generally be implemented as a subprogram. The flowchart of FIG. 3 serves essentially to illustrate the interlinked sequences of operations in the transmitter and the processor.

The start 100 at the instant t1 is followed by the presetting of the down counter ZE to the value N, at block 102. The next step at block 104 is the enabling of the output terminal 12. Thus, the single-wire line 95 goes from the zero level to the one level. This level is detected in the processor 60 and in the transmitter 10 at the instant t2 at the earliest at blocks 108 and 106, respectively. In the processor, the one level initiates an acceptance routine at block 110 which sets the up counter ZP in the processor to zero, at block 112. The next step 114 is the pulling of processor output 68 to zero level, which is initiated at the instant t3. The forced one-to-zero transition is detected in the processor at block 116 and in the transmitter at block 122 at about the instant t4. As a result, the count Z of the counter in the processor is incremented by the number "1" at block 120, and the count Z of the counter in the transmitter is decremented by the number "1" at block 124. As the next step 118, the pull-down of the processor output 68 to zero level is cancelled at the instant t5, with the single-wire line 95 being pulled up to the one level by the circuit means 90 or held at zero level by the output terminal 12. The logic state of the switch stage 26, 27 in the transmitter 10 is linked with the count Of the down counter ZE and thus requires that the count be checked at block 126. If the count is greater than zero, the switch stage 26, 27 remains blocked or turned off. When the count Z has reached the value zero, however, the switch stage 26, 27 will immediately be switched to the zero level or turned on at block 128. The one level or higher-priority zero level is accepted by the single-wire line until the instant of measurement t6 or t6', respectively at block 130. In the next step 132, the processor 60 determines which voltage level the single-wire line 95 has. In the processor, the respective voltage level results in the following logic decision: At a one level, a return to the functional block 114 occurs, and at a zero level, transfer of the count Z as a transmitted number N takes place as the next step 134.

Another consequence of this level check is that in the processor, the end of the message has been detected since the instant t6' at block 136. Thus, initiation of the reset pulse R is possible at any time tR within the lock interval dt at block 138. The reset pulse and the zero state on the single-wire line at block 128 combine and form the bus collision at block 140. By means of the bus collision detection circuit 35, the voltage difference ur is monitored in the lock interval dt, see block 142. If there is no voltage difference, the whole lock interval dt expires, see block 144, before a new start process at block 146 can be initiated from the instant t1. If the voltage difference ur is nonzero, however, the lock interval dt will be terminated at the instant t8 and a new start process at block 148 can be initiated from the instant t1'.

It will be understood that the present invention data transmission system described herein is merely exemplary and that a person skilled in the art may make many variations and modifications to the described embodiment utilizing functionally equivalent components to those described. As such, variations and modifications, including differing components and functionally equivalent circuit arrangements are intended to be within the scope of the invention as described in the appended claims.