US 5,369,296 AGrant
Semiconductor Device Having a Ferroelectric Film in a Through-Hole
Issue Date:1994-11-29
•16 Claims
•3 Drawing Sheets
Abstract
In a memory construction using ferroelectric film, by embedding a capacitor formed by said ferroelectric film in a through hole bored in an interlayer insulating film formed on a semiconductor substrate, reliability of the wiring layer passing thereover so as to obtain a highly reliable semiconductor memory by reducing the step difference by said capacitor.
Metadata
Assignee
- Ramtron International Corporation
Inventor
- Koji Kato
Application Information
Application Number:US 1393405
Filing Date:1993-10-19
Priority Date:1990-07-24
Art Unit:258
Classifications
IPC:
H01L 2978G11C 1122
Field of Search:
257365295;296;314145
Patent Drawings (3 sheets)
Description
Technical Field
The present invention relates to a structure of a memory, particularly an electrically rewritable non-volatile memory, with the use of a ferroelectric, and a method of manufacturing the same.
Background Art
As a prior semiconductor non-volatile memory, there has commonly been used an MIS-type transistor with the use of a phenomenon of modulating a surface potential of a silicon substrate by injecting a charge from the silicon substrate into a trap or a floating gate in an insulating gate, and practically used as EPROM(ultraviolet erasing type non-volatile memory), EEPROM(electrically rewritable non-volatile memory) and the like.
Problem and Object to Be Solved or Obtained by the Invention
However, these non-volatile memories have such disadvantages that an information rewriting voltage is high such as about 20V, rewriting time is very long (such as several ten msec in case of EEPROM) and the like. Moreover, information rewriting number is about 10.sup.2 times, which is very few and problematic in case of repetitive use.
A non-volatile memory with the use of an electrically polarization reversible ferroelectric, which write-in time and read-out time are substantially the same in principle, and polarization is maintained even if the power supply source is cut off, has the possibility of being an ideal non-volatile memory. As to the non-volatile memory with the use of such ferroelectric, U.S. Pat. No. 4,149,302 proposes a structure integrating a capacitor consisting of a ferroelectric on a silicon substrate, and U.S. Pat. No. 3,832,700 proposes a non-volatile memory having a ferroelectric film on the gate portion of anMIS-type transistor. Moreover, IDEM '87, pp. 850-851, recently proposes a non-volatile memory having a structure laminating a ferroelectric film on an MOS-type semiconductor device as shown in FIG. 3.
In FIG. 3, reference numeral (301) is a P-type Si substrate, (302) is a LOCOS oxide film for separating elements, (303) is an N-type diffusion layer to be a source, and (304) is an N-type diffusion layer to be a drain. Reference numeral (305) is a gate electrode, and (306) is an interlayer insulating film. Reference numeral (307) is ferroelectric film, sandwiched by electrodes (308) and (309) to construct a capacitor. Reference numeral (310) is a second interlayer insulating film, and (311) is Al as a wiring electrode. The structure laminating a ferroelectric film on the upper portion of a MOS-type semiconductor device, owing to step difference by a capacitor made of a ferroelectric, is worse in adhesion of a wiring layer of aluminum and the like positioned on the upper portion, and has problems such as easily causing open circuit or burnout particularly at the step protion and the like. The invention is to solve the above problems, and aims to provide a semiconductor device having excellent reliability, particularly a non-volatile memory by controlling and flattering step difference by a capacitor with the use of a ferroelectric film.
Disclosure of the Invention
The invention, in a structure of a memory having a ferroelectric film, embedding a capacitor formed with said ferroelectric film in a through-hole bored in an interlayer insulating film formed on a semiconductor substrate and reduces step difference by said capacitor, thereby improving reliability of a wiring layer passed thereon and increasing reliability of the semiconductor memory.
Brief Description of the Drawings
FIG. 1 is cross section of a semiconductor device according to an embodiment of the invention.
FIG. 2 is a cross section of the semiconductor device according to another embodiment of FIG. 1.
FIG. 3 is a cross section of a semiconductor memory device according to prior art.
Best Mode for Carrying Out the Invention
FIGS. 1(a)-(c) are cross sections for showing steps embodiment of the semiconductor device according to the invention. The semiconductor device according to the invention will be explained by referring to FIG. 1 as follows. For the sake of explanation, as an example of forming an N-channel transistor on an Si substrate and using an Al2 layer wiring is explained. [FIG. 1(a)]
Reference numeral (101) is a P-type Si substrate using a wafer of specific resistance such as 20 .OMEGA.cm. Reference numeral (102) is an insulating film for element separation, for instance, forming an oxide film into 6000 .ANG. by a LOCOS method known per se. Reference numeral (103) is an N-type diffusion layer as a source fomed by ion implantation of phosphorus with 80 keV 5.times.10.sup.15 cm.sup.-2 for example. Reference numeral (104) is an N-type diffusion layer as a drain and simultaniously formed with (103).
Reference numeral (105) is a gate electrode using phosphorus-doped polysilicon for instance. (106) is a first interlayer insulating film of phosphorus glass formed into 4000 .ANG. thickness by a chemical vapor phase growth method for instance and thereafter provided with a contacting hole with the aid of a prior art exposure technique. Reference numeral (107) is a first wiring layer of for example Al formed into 5000 .ANG. thickness. Reference numeral (108) is one electrode of Pt, Pd and the like formed into 1000 .ANG. by sputtering, for instance, of a capacitor using a ferroelectric. Reference numeral (109) is a second interlayer insulating film of phospherus glass formed of 5000 .ANG. by chemical vapor phase growth method for instance, and thereafter a through-hole (110) is fomed by using a prior exposure technique. Reference numeral (111) is a ferroelectric film of for example PbTiO.sub.3 formed of 6000 .ANG. by bias sputtering or chemical vapor phase growth method as the main gist of the invention. In this case, the thickness of said ferroelectric film (111) is preferably the same as or more than that of said second interlayer insulating film (109). [FIG. 1(b)]
Next, the whole surface of said ferroelectric film (111) is etched back by reactive etching or sputtering etching. In this case, it is preferable to have no etching residue of said ferroelectric film (111) and to completely fill said ferroelectric film (111) in the through-hole (110), but even if there is the etching residue of the ferroelectric film (111), there is no problem with no conductivity. [FIG. 1(c)]
After the above procedure, as the other electrode (112) of the ferroelectric film Reference numeral (111), Pt, Pd or the like is formed of 1000 .ANG. by sputtering for instance. Then, as a second wiring layer (113), for instance Al is formed of 8000 .ANG. by sputtering. Finally, as a passivation film (114), of for instance SiN is formed of 10,000 .ANG. by a chemical vapor phase growth method to obtain a semiconductor device according to an embodiment of the invention.
With the use of the structure and steps shown in FIG. 1, the step difference by the capacitor with the use of the ferroelectric can be reduced, so as to be possible to improve reliability of the wiring layer passed thereon.
As in FIG. 3, when a capacitor with the use of a ferroelectric is formed between a first interlayer insulating film (306) and a second interlayer insulating film (310), a step covering ratio of the wiring layer positioned above was about 15% as compared with the flat portion in cose of Al by sputtering. However, in case of embodying a capacitor with the use of a ferroelectric in a through-hole bored in a second intarlayer insulating film as in the present embodiment, a step covering ratio of the wiring layer positioned above is improved to about 40% as compared with the flat portion in case of Al by sputtering. The same effect can be attained by embedding a capacitor with the use of a ferroelectric in a through-hole bored in a first interlayer insulating film as shown in FIG. 2 for instance.
The non-volatile memory is mainly explained in the above, but the invention can naturally be applied to a memory (DRAM and the like) utilizing large specific permeability of a ferroelectric.
Industrial Applicability
The invention has an effect of improving reliability of a wiring layer passing over a capacitor and obtaining a highly reliable semiconductor memory by embodding the capacitor formed by a ferroelectric film in a through-hole bored in an interlayer insulating film formed on a semiconductor substrate in a structure of a memory with the use of the ferroelectric film, thereby reducing step difference by said capacitor.
Claims
I claim:
1. A semiconductor device comprising: a substrate with a diffusion region; a first insulating film located adjacent to said diffusion region; a first wiring layer located over said first insulating film; a lower electrode located over said first wiring layer and directly above said first insulating film; a second insulating film located over said first wiring layer and said lower electrode; a through-hole in said second insulating film extending to said lower electrode, and located directly above said first insulating film; a dielectric, comprising a ferroelectric material, embedded in said through-hole and disposed directly above said lower electrode and said first insulating film; and an upper electrode located directly above said dielectric and said first insulating film wherein said dielectric is at least equal to a thickness of said second insulating film.
2. A semiconductor device comprising: a substrate with a diffusion region; a first insulating film located adjacent to said diffusion region; a first wiring layer located over said first insulating film; a lower electrode located over said first wiring layer and directly above said first insulating film; a second insulating film located over said first wiring layer and said lower electrode; a through-hole in said second insulating film extending to said lower electrode, and located directly above said first insulating film; a dielectric, comprising a ferroelectric material, embedded in said through-hole and disposed directly above said lower electrode and said first insulating film; an upper electrode located directly above said dielectric and said first insulating film; another insulating film disposed over said diffusion region and said first insulating film; and another through-hole formed in said another insulating film wherein said another through-hole is disposed over and extends to said diffusion region such that said first wiring layer contacts said diffusion region via said another through-hole.
3. The device of claim 1 wherein said lower electrode is comprised of an element selected from the group comprising Pt and Pd and has a thickness of approximately 1000 .ANG..
4. The device of claim 1 wherein said ferroelectric material comprises PbTiO.sub.3 and has a thickness of approximately 6000 .ANG..
5. The device of claim 1 wherein said upper electrode is comprised of an element selected from the group comprising Pt and Pb and has an approximate thickness of 6000 .ANG..
6. The device of claim 1 further comprising a second wiring layer disposed at least over said upper electrode.
7. The device of claim 1 further comprising a second wiring layer located over said upper electrode and a passivation film located over said device.
8. A semiconductor device comprising: a substrate with a diffusion region; a first insulating film located adjacent to said diffusion region; a first wiring layer located over said first insulating film; a lower electrode located over said first wiring layer and directly above said first insulating film; a second insulating film located over said first wiring layer and said lower electrode; a through-hole in said second insulating film extending to said lower electrode, and located directly above said first insulating film; a dielectric, comprising a ferroelectric material, embedded in said through-hole and disposed directly above said lower electrode and said first insulating film; an upper electrode located directly above said dielectric and said first insulating film; another insulating film disposed over said diffusion region and said first insulating film; another through-hole formed in said another insulating film wherein said another through-hole is disposed over and extends to said diffusion region such that said first wiring layer contacts said diffusion region via said another through-hole; and a second wiring layer located over said upper electrode and a portion of said another insulating layer and a passivation film located over said device.
9. The device of claim 2 wherein said ferroelectric material comprises PbTiO.sub.3 and has a thickness of approximately 6000 .ANG..
10. The device of claim 2 wherein said lower electrode is comprised of an element selected from the group comprising Pt and Pd and has a thickness of approximately 1000 .ANG..
11. The device of claim 2 wherein said upper electrode is comprised of an element selected from the group comprising Pt and Pb and has an approximate thickness of 6000 .ANG..
12. The device of claim 2 further comprising a second wiring layer disposed at least over said upper electrode.
13. The device of claim 2 further comprising a second wiring layer located over said upper electrode and a passivation film located over said device.
14. The device of claim 8 wherein said lower electrode is comprised of an element selected from the group comprising Pt and Pd and has a thickness of approximately 1000 .ANG..
15. The device of claim 8 wherein said ferroelectric material comprises PbTiO.sub.3 and has a thickness of approximately 6000 .ANG..
16. The device of claim 8 wherein said upper electrode is comprised of an element selected from the group comprising Pt and Pb and has an approximate thickness of 6000 .ANG..