US 5,345,571 AGrant
System for Controlling Branch History Table
Issue Date:1994-09-06
•6 Claims
•1 Drawing Sheets
Abstract
A system for controlling a branch history table in a data processing apparatus which has a memory for storing a branch instruction address and a branch destination address corresponding to the branch instruction in a one-to-one correspondence as the branch history table and which employs a virtual storage scheme includes a first register, a second register, a comparator, and a controller. The first register stores the branch instruction address including a virtual space number. The second register stores the branch destination address including the branch virtual space number. The comparator compares the virtual space numbers stored in the first and second registers. The controller enables storage of the branch history table in the memory when a coincidence is established as a result of comparison.
Metadata
Assignee
- NEC Corporation
Inventor
- Tsuyoshi Morisada
Application Information
Application Number:US 1025015
Filing Date:1993-08-05
Priority Date:1989-07-28
Art Unit:236
Classifications
IPC:
G06F 932
Field of Search:
395364375;800261.3;263.1
Patent Drawings (1 sheets)
Description
Background of the Invention
The present invention relates to a system having a branch history table to control a storage state of a branch history table in a data processing apparatus having a virtual storage scheme.
A conventional data processing apparatus using a branch history table is disclosed in Japanese Patent Publication No. 50-22384. Various types of existing data processing apparatuses employ branch history tables.
Some conventional data processing apparatuses employing a virtual storage scheme and a virtual address 3, as shown in FIG. 2, consist of a virtual space number 1 and a relative virtual address 2. Upper bits of the virtual address 3 are assigned to the virtual space number 1, and lower bits are assigned to the relative virtual address 2. An address of a branch instruction corresponding to the virtual address 3 and a branch destination address corresponding to the branch instruction address are stored in a branch history table.
If virtual space numbers included in the branch instruction address and the branch destination address are different from each other, the corresponding address virtual spaces are different from each other. When a virtual space previously present during OS processing disappears, the branch instruction cannot be executed due to the absence of the address virtual spaces even if the address present in the branch history table is operated, thus causing an overhead problem.
Summary of the Invention
It is an object of the present invention to provide a system for controlling a branch history table, which can solve an overhead problem.
In order to achieve the above object of the present invention, there is provided a system for controlling a branch history table in a data processing apparatus which has a memory for storing a branch instruction address and a branch destination address corresponding to the branch instruction in a one-to-one correspondence as the branch history table and which employs a virtual storage scheme, comprising a first register for storing the branch instruction address including a virtual space number, a second register for storing the branch destination address including the branch virtual space number, comparing means for comparing the virtual space numbers stored in the first and second registers, and control means for enabling storage of the branch history table in the memory when a coincidence is established as a result of comparison.
When the virtual space number of the branch instruction address coincides with that of the branch destination address, the addresses are stored as the branch history table by the memory. Therefore, a disabled state of the branch instruction which is caused by a noncoincidence of the virtual space numbers can be eliminated.
Brief Description of the Drawings
FIG. 1 is a block diagram showing an embodiment of the present invention; and
FIG. 2 is a format showing an arrangement of virtual addresses.
Description of the Preferred Embodiment
The present invention will be described in detail with reference to a preferred embodiment in conjunction with FIG. 1.
Referring to FIG. 1, a read/write signal R/W is supplied from an instruction controller (to be referred to as an IFC hereinafter) 11 to a write flag flip-flop (to be referred to as a WEF) 12. In a write mode, the WEF 12 is set. In a read mode, the WEF 12 is reset. An instruction read address/branch instruction address RA/WA and a branch destination address DA from an address generator (to be referred to as an ADC hereinafter) 13 are supplied to an instruction address register (to be referred to as an IAR hereinafter) 14 and a branch destination address register (to be referred to as a DAR hereinafter) 15, respectively. In the write mode, the branch instruction address WA including the virtual space number and the branch destination address DA including the branch space number are stored in the IAR 14 and the DAR 15, respectively.
The virtual space numbers stored in the IAR 14 and the DAR 15 are compared by a virtual space number comparator (to be referred to as a WSC hereinafter) When a coincidence is established by the WSC 16, the WSC 16 generates a comparison output of level "1". This output supplied to an AND gate 17. At this time, since the output from the WEF 12 is set at level "1", an output from the gate 17 goes to level "1", which is supplied to a branch instruction memory (to be referred to as an IAA hereinafter) 18 and a branch destination memory (to be referred to as a DAA hereinafter) 19. The IAA 18 and the DAA 19 are set in a write enable state. The upper bits of the branch instruction address WA and the branch destination address DA of the DAR 25 are stored in the IAA 18 and the DAA 19 at addresses designated by the lower bits of the branch instruction address WA in a one-to-one correspondence in the form of a branch history table.
An output from the AND gate 17 is inverted to level "0" by an inverter (to be referred to as an INV hereinafter) 20 to set the output from an AND gate 21 to be "0". The output of level "0" is supplied as an instruction read disable signal to the IFC 11 in order to reset branch hit flag flip-flop circuit (to be referred to as a BHF hereinafter) 22.
When storage of the branch instruction address WA and the branch destination address DA is completed, as described above, the IFC 11 sets the signal R/W to "0", which represents a read mode. The WEF 12 is reset to output a signal of "0", so that an output from the AND gate 17 goes to level "0". At the same, an output from the INV 20 goes to level "1". Therefore, the AND gate 21 is set in an ON state.
When the instruction read address RA is supplied from the ADC 13, it is stored in the IAR 14, and its lower bits are supplied as a read address for the IAA 18 and the DAA 19. Contents of the IAA 18 and the DAA 19 are read out. The content of the IAA 18 is supplied to an instruction address comparator (to be referred to as an IAC hereinafter) 23, and the branch destination address from the DAA 19 is stored in a predictive branch destination address register (to be referred to as a PDAR hereinafter) 24. This register content is output to the ADC 13.
At this time, the IAC 23 compares the upper bits of the IAR 14 with the content of the IAA 18. If a coincidence is established, a comparison output of level "1" is output. In response to this comparison output, an output from the AND gate 21 goes to level "1" to set the BHF 22. An output from the BHF 22 goes to level "1". This signal is supplied to the IFC 11 as a significant read signal.
In the write mode of the IAA 18 and the DAA 19, the WSC 16 checks a coincidence between the virtual space numbers of the addresses WA and DA. The storage operation is performed on the assumption of this coincidence. The histories of the addresses WA and DA are stored in the IAA 18 and the DAA 19 in the form of branch history tables. In the read mode of the IAA 18 and the DAA 19, the IAC 23 checks a coincidence between the instruction address WA consisting of the upper bits of the IAR 14 and the instruction address stored in the IAA 18 and read out therefrom. The branch destination address from the PDAR 24 becomes valid in accordance with this coincidence. The disabled state of the branch instruction by the noncoincidence between the virtual space numbers can be perfectly eliminated.
As has been described above in detail, according to the present invention, the virtual space numbers assigned to the branch instruction address and the branch destination address are compared with each other. The addresses are stored in the form of branch history tables in accordance with the coincidence of these virtual space numbers. The disabled state of the branch instruction on the basis of the noncoincidence between the virtual space numbers can be perfectly eliminated. No overhead problem is posed, and many advantages can be provided in various types of data processing apparatuses using branch history tables and virtual storage schemes.
Claims
What is claimed is:
1. A system for controlling a branch history table in a data processing apparatus which has a memory for storing a branch instruction address and a branch destination address, corresponding to the branch instruction in a one-to-one correspondence, as said branch history table and which employs a virtual storage scheme, comprising: a first register for storing the branch instruction address, said branch instruction address including a virtual space number which will be stored in said branch history table; a second register for storing the branch destination address corresponding to said branch instruction address stored in said first register, said branch destination address including a branch virtual space number, which will be stored in said branch history table; comparing means, connected to said first and second registers, for comparing the virtual space number stored in said first register and the branch virtual space number stored in said second register and outputting a compare signal to indicate a coincidence; and control means, receiving said compare signal, for enabling storage of said branch instruction address stored in said first register and said branch destination address stored in said second register in said branch history table in said memory when a coincidence is established as a result of comparison by said comparing means.
2. A system according to claim 1, wherein said control means allows storage of said branch instruction address stored in said first register and said branch destination address stored in said second register in said branch history table in said memory only when a write signal, being supplied to said branch history table, indicating time to store said branch instruction address and said branch destination address in said branch history table, is output from an instruction controller and said comparing means detects the coincidence.
3. A system according to claim 2, further comprising means for supplying an instruction read inhibit signal to said instruction controller when storage of said branch instruction address stored in said first register and said branch destination address stored in said second register in said branch history table in said memory is allowed, and for disabling the instruction read inhibit signal when the storage is completed.
4. A system according to claim 1, further comprising an instruction address comparator for determining whether the branch instruction address from said first register coincides with a previously stored branch instruction address read out from said memory when an instruction read address is supplied to said first register.
5. A system according to claim 4, further comprising means for validating read access to said branch history table to read a predicted branch destination address, when said instruction address comparator detects a coincidence.
6. A system according to claim 5, further comprising means for validating the branch destination address read out from said memory, as said predicted branch destination address, upon detection of the coincidence by said instruction address comparator when the instruction read address is supplied to said first register.