US 5,320,973 AGrant

Method of Fabricating a Thin-Film Transistor and Wiring Matrix Device

Issue Date:1994-06-14

•6 Claims

•1 Drawing Sheets

Abstract

A method for easily fabricating a thin-film transistor device which has a high reliability. A thin-film transistor is formed on a substrate, the transistor including a first conducting layer deposited on the substrate, a gate insulating layer formed on the first conducting layer, a semiconductor layer deposited on the gate insulating layer, and source and drain electrodes on the semiconductor layer. A multi-layer wiring section is provided adjacent the thin-film transistor, including a first conducting wiring layer formed on the substrate, wiring insulating layer formed on the first conducting wiring layer, and a second conducting wiring layer deposited on the wiring insulating layer and contacting the first conducting wiring layer as well as a portion of the thin-film transistor. The gate insulating layer and the wiring insulating layer are made of the same inorganic material and are of the same thickness.

Metadata

Assignee

Fuji Xerox Co., Ltd.

Inventor

Kenichi Kobayashi

Application Information

Application Number:US 002130&

Filing Date:1993-01-08

Priority Date:1986-07-11

Art Unit:111

Classifications

IPC:

H01L 21336

Field of Search:

43740;41;101;181

Patent Drawings (1 sheets)

Description

Background of the Invention

1. Field of the Invention

The present invention relates to a thin-film transistor device.

More particularly, the invention relates to a thin-film transistor device that has an insulating interlevel wiring dielectric layer formed simultaneously with a gate insulating layer.

2. Background Art

Thin-film transistors which employ thin amorphous semiconductor films as active layers are increasingly used as switching devices or as circuits for driving image sensors because they are easy to fabricate. Also, devices with a large area can be easily manufactured.

In forming an array of thin-film transistors which comprises a plurality of thin-film transistors arranged on a single substrate, it is often required to provide a multi-level wiring section by such means as matrix wiring. A multi-level wiring section is commonly produced by the following method. A gate array of thin-film transistors and a first wiring layer are formed. Then, thin-film transistors are formed by successively depositing a gate insulating layer, an active layer, a source electrode and a drain electrode. Thereafter, an insulating interlevel dielectric layer and a second wiring layer are successively deposited.

The interlevel insulating dielectric layer in the multi-level wiring section is conventionally formed of an organic film made of a polymer such as polyimide. The polyimide film can be deposited with a highly flat surface so that, unlike an inorganic film made of silicon oxide or other inorganic materials, it will not increase the unevenness already introduced by the thickness of the first level pattern. This flatness serves to ensure the integrity of the second level pattern which would otherwise be interrupted at steps edges oft he first level pattern to thereby impair the reliability of the device.

The polyimide film, however, has the disadvantage of being highly susceptible to pin hole formation and a dual structure must be employed in order to prevent unwanted shorts between the first and second level patterns. But the provision of a double-layered polyimide film increases the complexity of the device fabrication process.

Summary of the Invention

The principal object, therefore, of the present invention is to provide a thin-film transistor device that is easy to fabricate.

This object can be attained by a thin-film transistor device including a multi-level wiring section which employs an inorganic insulating interlevel dielectric film that is formed in the same step as the formation of a gate insulating film. Since the insulating interlevel dielectric film in the multi-level wiring section is formed simultaneously with the gate insulating film, the thin-film transistor device of the present invention can be fabricated by a simplified process.

Brief Description of the Drawings

FIG. 1 is a cross section of a thin-film transistor device fabricated in accordance with one embodiment of the present invention; and

FIGS. 2A to 2G show the sequence of steps for fabricating the device of FIG. 1.

Description of the Preferred Embodiment

A preferred embodiment of the present invention is hereunder described in detail with reference to the accompanying drawings.

FIG. 1 is a sectional view of a thin-film transistor device fabricated in accordance with the present invention. This device is composed of a transistor unit T and a matrix wiring section M connected thereto. The transistor unit T is composed of a plurality of thin-film transistors arranged on a line over a glass substrate 1. Each of the thin-film transistors is composed of a chromium (Cr) layer serving as a gate electrode 2a, a silicon nitride (SiNx) layer serving as a gate insulating film 3a, an intrinsic hydrogenated amorphous silicon (a-Si:H) layer serving as a semiconductor layer 4, an (n.sup.+) hydrogenated amorphous silicon layer serving as an ohmic contact layer 5, aluminum (Al) layers serving as source and drain electrodes 6 and 7, and a top insulating layer 11 made of a silicon nitride film.

The matrix wiring section M is composed of a first wiring layer 2b which is a chromium layer formed in the same step as the formation of the gate electrode 2a. A double-layered insulating interlevel dielectric layer 9 consists of a first insulating layer 3b which is a silicon nitride layer formed in the same step as the formation of the gate insulating film 3a and a second insulating layer 8 made of a polyimide. A second wiring layer 10 is an aluminum layer formed in the same step as the formation of the source electrode 6 as drain electrode 7.

The process of fabricating the above-described device is depicted in FIG. 2A to 2G. First, a chromium layer 70 nm thick is deposited on a glass substrate 1 by evaporation and patterned by photolithographically etching to form a gate electrode 2a in the transistor unit T and a first wiring layer 2b in the matrix wiring section M (FIG. 2A). Shown for the next series of steps in FIG. 2B, there is first deposited a silicon nitride layer 3 having a thickness of 300 nm from which a gate insulating film 3a in the transistor unit T and a first insulating film 3b in the matrix wiring section M are to be formed. Then, there is deposited an intrinsic hydrogenated amorphous silicon layer 4 serving as a semiconductor layer 4 for the transistor unit T. Finally, there is deposited a silicon nitride film 11' with a thickness of 200 nm serving as a top insulating film which protects the semiconductor layers 4 in the transistor unit T. All the depositions are successively performed by a plasma-assisted CVD technique.

Subsequently, the silicon nitride film 11' serving as a protective layer 11 for the semiconductor layer 4 is patterned by photolithographic etching (FIG. 2C). An ohmic contact layer 5 is then formed by depositing an (n.sup.+) hydrogenated amorphous silicon layer 5 in a thickness of 50 nm by a plasma-assisted CVD technique (FIG. 2D). The hydrogenated amorphous silicon layers 4 and 5 are simultaneously patterned (FIG. 2E). The transistor unit T and the matrix wiring section M are provided with a defined gate insulating film 3a and a defined insulating interlevel dielectric film 3b, respectively, by predetermined patterning (FIG. 2F). Patterning of the gate insulating film 3a and the first insulating film 3b will simultaneously achieve the formation of contact holes h1 that establish electrical contact between the first wiring layer 2b and a second wiring layer which is to be formed at a later stage.

In the next step, a polyimide layer 8 serving as a second insulating film is coated to a thickness of about 1 micrometer and is patterned by photolithographic etching so as to form contact holes h2 in registry with the contact holes h1 in the first insulating film 3b (FIG. 2G).

Finally, an aluminum layer about 1.5 micrometers thick is deposited by evaporation and patterned by photolithographic etching to form source and drain electrodes 6 and 7 in the transistor unit T and a second wiring layer 10 in the matrix wiring section M, thus completing the process of fabricating the thin-film transistor device shown in FIG. 1.

As shown in FIG. 1, the aluminum layer is continuous between the drain electrode 7 and the first wiring layer 2b through the contact holes h1 and h2. Thereby, the transistor unit T and the matrix wiring section M are electrically connected.

In accordance with the present invention, the insulating interlevel dielectric film in the matrix section of a thin-film transistor device that has a dual structure composed of a silicon nitride layer and polyimide layer can be formed very easily and with high reliability by depositing a polyimide layer over the silicon nitride layer that has been formed simultaneously with the gate insulating film. This dual structure ensures the insulation integrity of the interlevel dielectric to thereby achieve a marked improvement in device reliability.

Since the dual structure composed of inorganic and organic films ensures a high degree of insulation, it may be as thin as about 1.3 micrometers to achieve the desired insulation integrity although the conventional dual structure which is composed of two polyimide film requires a thickness of about 2 micrometers. This allows correspondingly shallow contact holes to be made in the insulating interlevel dielectric film, so that the thickness of the second wiring layer can be reduced and high-density and precise patterning is achieved without causing any problem such as interrupted insulation at the edges of the contact holes.

It should be noted here that the polyimide film serving as the second insulating layer is not essential and may be omitted if desired. The first insulating layer does not need to be a silicon nitride film and may be formed of other inorganic materials such as silicon oxides (e.g.,SiO.sub.2), silicon carbides and tantalum oxides. The second insulating layer is not limited to a polyimide film, either, and may be formed of other organic films.

As described in the foregoing pages, the thin-film transistor device of the present invention employs an insulating interlevel dielectric layer in the wiring section that is formed simultaneously with the gate insulating film in the transistor unit. This enables highly reliable thin-film transistor devices to be fabricated by a highly simplified and straight forward manufacturing process.

Claims

What is claimed is:

1. A method of fabricating a thin-film transistor device including a multi-layer wiring section, comprising the steps of: a first depositing step of depositing in a transistor region of a substrate a first conducting layer; a second depositing step of depositing in a wiring region of said substrate a first conducting wiring layer; a third depositing step of simultaneously depositing both a gate insulating layer made of inorganic material over said first conducting layer and a wiring insulating layer made of inorganic material over said first conducting wiring layer; forming a thin-film transistor, including said first conducting layer and said gate insulating layer, over said wiring insulating layer, said forming step includes depositing a layer of amorphous semiconducting silicon over said wiring insulating layer; a fourth depositing step of depositing an organic insulating layer on said wiring insulating layer, wherein said third and fourth depositing steps deposit said wiring insulating layer and said organic insulating layer to a total thickness of less than 1.3 microns; a fifth depositing step of depositing a second conducting wiring layer over said wiring insulating layer and contacting said first conducting wiring layer, such that said transistor includes a drain electrode and a source electrode, wherein said first and second depositing steps are performed simultaneously, said multi-layer wiring section including an electrode formed by said first conducting wiring layer, wherein a line from said drain electrode of the transistor is coupled to said electrode of the multi-layer wiring section through a through-hole formed in said multi-layer wiring section.

2. A method as recited in claim 1, wherein said fifth depositing step simultaneously deposits electrodes for said transistor in said transistor region.

3. A method as recited in claim 1, wherein said organic insulating layer comprises polyimide.

4. A method as recite din claim 1, wherein said gate insulating and wiring insulating layer are composed of a material chosen from the group consisting of silicon nitrides, silicon oxides, silicon carbides and tantalum oxides.

5. A method as recited in claim 4, wherein said gate insulating layer and said wiring insulating layer are composed of a silicon nitride.

6. A method for fabricating an array of thin-film transistor devices, said method comprising the steps of: fabricating a plurality of said thin-film transistor devices disposed in a line by performing the steps of: a first depositing step of depositing in a transistor region of a substrate a first conducting layer; a second depositing step of depositing in a wiring region of said substrate a first conducting wiring layer; a third depositing step of simultaneously depositing both a gate insulating layer made of inorganic material over said first conducting layer and a wiring insulating layer made of inorganic material over said first conducting wiring layer; forming a thin-film transistor, including said first conducting layer and said gate insulating layer, over said wiring insulating layer, said forming step includes depositing a layer of amorphous semiconducting silicon over said wiring insulating layer; a fourth depositing step of depositing an organic insulating layer on said wiring insulating layer, wherein said third and fourth depositing steps deposit said wiring insulating layer and said organic insulating layer to a total thickness of less than 1.3 microns; a fifth depositing step of depositing a second conducting wiring layer over said wiring insulating layer and contacting said first conducting wiring layer, such that said transistor includes a drain electrode and a source electrode, wherein said first and second depositing steps are performed simultaneously, said multi-layer wiring section including an electrode formed by said first conducting wiring layer, wherein a line from said drain electrode of the transistor is coupled to said electrode of the multi-layer wiring section through a through-hole formed in said multi-layer wiring section.

Patent Citations (32)

Patent	Date	Inventor
US4115799	1978-09-01	Luo
US4119992	1978-10-01	Ipri et al.
US4545112	1985-10-01	Holmberg et al.
US4618878	1986-10-01	Aoyama et al.
US4624737	1986-11-01	Shimbo
US4646424	1987-03-01	Parks et al.
US4704559	1987-11-01	Suginoya et al.
US4704783	1987-11-01	Possin et al.
US4705358	1987-11-01	Yamazaki et al.
US4738749	1988-04-01	Maurice et al.
US4752814	1988-06-01	Tuan
US4759610	1988-07-01	Yanagisawa
US4778560	1988-10-01	Takeda et al.
US4790630	1988-12-01	Maurice
US4820024	1989-04-01	Nishiura
US4918494	1990-04-01	Koden et al.
US4928161	1990-05-01	Kobayashi
US4931661	1990-06-01	Fukaya et al.
US4933296	1990-06-01	Parks et al.
US5032531	1991-07-01	Tsutsui et al.
US5032536	1991-07-01	Oritsuki et al.
US5068699	1991-11-01	Chang
JPX153427	1982-09-01
JPX147070	1983-09-01
JPX124319	1984-07-01
JPX73770	1987-04-01
JPX152173	1987-07-01
JPX239580	1987-10-01
JPX128756	1988-06-01
JPX136570	1988-06-01
JPX61955	1989-03-01
JPX115162	1989-05-01

Non-Patent Literature (1)

Snell et al., "Application of Amorphous Silicon Field Effect Transistors in Addressable Liquid Crystal Display Panels", Appl. Phys. vol. 24, 1981, pp. 357-362.