US 5,151,924 AGrant
Automatic Equalization Method and Apparatus
Issue Date:1992-09-29
•6 Claims
•3 Drawing Sheets
Abstract
An automatic equalization apparatus useful for supplying an output signal of a transversal filter simultaneously to two juxtaposed comparators, one of the two comparators performing signal identification, the other of the two comparators detecting an equalization error with the reference level changed, and extracting data from resultant two kinds of data trains by taking at least (N-1)/2+1 bits as the unit, N being the number of taps of the transversal filter, performing correlation computation, and setting tap coefficients of the transversal filter on the basis of the resultant accumulated value.
Metadata
Assignee
- Hitachi, Ltd.
Inventors
- Seiichi Mita
- Morishi Izumita
- Hiroshi Ide
- Nobukazu Doi
- Yoshinori Okada
- Yasuo Inagaki
Application Information
Application Number:US 4544064
Filing Date:1989-12-21
Priority Date:1988-12-23
Art Unit:263
Classifications
IPC:
H03H 730
Field of Search:
37533336411;12;14;1518;28 R724.2
Patent Drawings (3 sheets)
Description
Background of the Invention
The present invention relates to an automatic equalization apparatus for a recording system or a transmission system, and in particular to an automatic equalization method, and apparatus attaining high-speed, high-precision operation with simple configuration.
In order to prevent occurrence of intersymbol interference in a digital information train having a period T, its impulse response h(t) must, in general, satisfy the so-called Nyquist condition with the Nyquist frequency equivalent to 1/2T. That is to say, the following relations must be satisfied at time nT. ##EQU1##
An automatic equalizer automatically sets tap coefficients of a transversal filter so that the impulse response reproduced from a VTR, a disk or the like may satisfy equation (1). A so-called zero forcing algorithm is included in basic algorithms of automatic equalization as described in, for example, U.S. Pat. No. 3,414,845 issued on Dec. 3, 1968 to R. W. Lucky. An example of an apparatus based upon this scheme is shown in FIG. 2. By referring to FIG. 2, operation of this algorithm will now be described briefly and at the same time problems of this scheme will be made clear.
As shown in FIG. 2, a transversal filter typically comprises delay lines 1 and 2, gain adjusting circuits 3, 4 and 5, and an adder 6. It is now assumed that each gain adjusting circuit has a coefficient Cj. Assuming now that the impulse response from the information source to the equalizer output is h(t), the sum D of absolute values of intersymbol interference obtained after equalization is given by the following equation. ##EQU2##
In the zero forcing algorithm, the gain of the transversal filter is so controlled that the value of D may be minimized. Assuming now that the pulse train supplied from the information source has a value a.sub.k (where a.sub.k is a binary valued signal comprising "1" or "0") at time kT, the output of the adder 6 at time kT is given by the following equation. ##EQU3##
A signal e.sub.k corresponding to an equalization error is given by the following equation.
Character a.sub.k ' represents a value obtained by identifying and reproducing y.sub.k in a comparator 7 of FIG. 2 and coincides with a.sub.k in the absence of a code error. Character e.sub.k denotes an output of a comparator 8. By using the above described a.sub.k ' and e.sub.k, evaluation function H.sub.j of equalization error is given by ##EQU4## where m is a value depending upon the signal-to-noise ratio (SN ratio) and is typically in a range 10.sup.3 <m<10.sup.4.
The value of H.sub.j is derived by using a computer 10 shown in FIG. 2. By increasing the coefficient C.sub.j of the gain adjusting circuit by a minimum amount .DELTA. when H.sub.j is positive and by decreasing the coefficient C.sub.j by the minimum amount .DELTA. when H.sub.j is negative, the intersymbol interference D represented by equation (2) is reduced. If input data comprises a train in which "1" or "0" appears randomly, automatic equalization is attained by the zero forcing algorithm heretofore described.
The above described equalizer basically has two problems described below.
(1) In the configuration shown in FIG. 2, the main line signal which becomes the reference of H.sub.j passes through the gain adjusting circuit 4. Therefore, the gain adjusting circuit must be high in precision. Especially in a reproduced signal of a digital VTR, an amplitude variation having a high frequency component caused by defective contact between the tape and the head is incurred. For such a signal, gain adjusting circuits which are rapid in response speed become necessary. Further, since high-speed pulses of 100 Mbps or more are recorded onto/reproduced from the digital VTR, gain adjusting circuits having wide bandwidth become necessary. It is extremely difficult to realize gain adjusting circuits satisfying all of the conditions heretofore described.
(2) In addition, calculation of equation (5) must be executed at a speed of 100 Mbps in the above described equalizer configuration. Calculation of equation (5) is performed with respect to a series of m pulses depending upon the signal-to-noise ratio. Since dropouts often occur in the recording/reproducing system, however, a serious error is caused in the calculation result if pulses are missed consecutively.
Summary of the Invention
An object of the present invention is to provide a high-speed, high-precision automatic equalization method, and apparatus.
According to one aspect of the present invention, an output signal of a transversal filter is simultaneously supplied to two juxtaposed comparators, signal identification in one of the two comparators is performed, an equalization error is detected in the other of the two comparators with the reference level thereof changed, data from resultant two kinds of data trains are extracted by taking at least (N-1)/2+1 bits as the unit, N being the number of taps of the transversal filter, correlation computation is performed therewith, and tap coefficients of the transversal filter are set on the basis of the resultant accumulated value. By such configuration, only the equalization error generated in the recording/reproducing system can be detected with extremely high precision without exerting any influence of the gain adjusting circuit upon the main line signal, thereby automatic equalization being made possible.
Brief Description of the Drawings
FIG. 1 is a configuration diagram of an embodiment of an automatic equalization apparatus according to the present invention.
FIG. 2 is a configuration diagram of an automatic equalization apparatus of the prior art.
FIGS. 3A and 3B are operation waveform diagrams of the automatic equalization apparatus according to the present invention.
FIG. 4 is an auxiliary diagram showing operation of the automatic equalization apparatus according to the present invention.
Description of the Preferred Embodiments
FIG. 1 shows an embodiment of an automatic equalization apparatus according to the present invention. In accordance with the present invention, the gain adjusting circuit 4 of the prior art is not used, and the main line signal outputted by the delay line 1 is directly supplied to the adder 6. Thereafter, the output of the adder 6 is supplied simultaneously to two comparators, where its amplitude undergoes binary decision. As represented by "threshold for demodulation" of FIG. 3A, the comparator 7 has a threshold set at an intermediate level between amplitudes respectively corresponding to "1" and "0". In the absence of an error, therefore, the output of the comparator 7 corresponds to the original data. On the other hand, the comparator 8 is provided, as its reference level, with a threshold higher than that of the comparator 7 or a threshold lower than that of the comparator 7 to convert the output of the adder 6 into a binary value. FIG. 3B shows an example of a higher threshold. The equalization error e.sub.k represented by equation (4) can be obtained at the output of the comparator 8 by making +1 correspond to "1" of the signal a.sub.k ' as the higher threshold and making -1 correspond to the amplitude of "0" as the lower threshold. For this purpose, the value of H.sub.j expressed by equation (5) is rewritten as represented by the following equation. ##EQU5##
The former half (the second line) of equation (6) represents an equalization error obtained when the signal a.sub.k ' is "1", whereas the latter half (the third line) of equation (6) represents an equalization error obtained when the signal a.sub.k ' is "0". Since a waveform obtained when a.sub.k ' is "1" and that obtained when a.sub.k ' is "0" are typically symmetrical, the equalization error H.sub.j can be calculated by using only one of the former half and the latter half. In the recording/reproducing system, however, the waveform of "1" often differs from that of "0" because of occurrence of nonlinear distortion. In this case, it is possible to derive values of H.sub.j for both the former half and the latter half and use the average of the results. H.sub.j is calculated in accordance with equation (5) by using the computer 10. In response to that result, the output value of a D/A converter 11 is increased or decreased. The threshold of the comparator 8 is thus controlled to become a required amplitude value of a.sub.k '. By thus changing the threshold of the comparator 8, the function of the gain adjusting circuit 4 can be equivalently realized. At the present time, a D/A converter having 10 or more bits as the number of quantization bits and capable of operating at a frequency of 10 MHz or higher is already available on the market. By using such a D/A converter, only the equalization error generated in the recording/reproducing system can be detected with extremely high precision without exerting any influence of the gain adjusting circuit upon the main line signal, automatic equalization being made possible. As a result, the above described first problem is eliminated.
A method for eliminating the second problem will now be described by referring to the embodiment. The number of taps of a transversal filter is practically limited. Assuming now that the number of taps is 3 as an example, a concrete example will be hereafter described. It is now assumed that the equalization error of each tap coefficient is detected by using only the former half shown in the second line of equation (6). Evaluation values H.sub.j for controlling respective tap coefficients are given by the following equation. ##EQU6##
Letting n=1, this equation coincides with the former half of equation (6). However, there is not the necessity that n=1. Considering now H.sub.1 as an example, the value of H.sub.1 can be derived if there is a train of adjacent a'.sub.k and e.sub.k. This fact similarly holds true for H.sub.-1 and H.sub.0 as well. To facilitate understanding, H.sub.1 in equation (7) will now be concretely calculated in accordance with FIGS. 3A and 3B. The waveform shown in FIGS. 3A and 3B is obtained when intersymbol interference as shown in FIG. 4 appears in an isolated waveform. For brevity of description, it is now assumed that values such as (a, b), (b, c), (c, d),--(h, i) as shown in FIGS. 3A and 3B are obtained as a result of sampling at intervals of n bits. In this case, identified data of FIG. 3A becomes "1" at time b, d, e and h, and e.sub.k is obtained from identified data of FIG. 3B. Therefore, H.sub.1 is represented by the following equation. ##EQU7##
That is to say, the tap coefficient C.sub.1 of the equalizer must be increased by .DELTA. so as to decrease the intersymbol interference. This holds true for other equations as well. Assuming now that the number of taps of the transversal filter is N, it is evident from this example that evaluated values required for respective tap coefficients are obtained by extracting adjacent data comprising at least (N-1)/2+1 bits respectively from trains of a'.sub.k and e.sub.k and performing correlation computation. Therefore, influence of dropout in the recording/reproducing system can be avoided by choosing n so as to satisfy the relation n>>1. The operation heretofore described may be specifically carried out by frequency-dividing the output of a clock generator 9 by n at a frequency divider 14, supplying the resultant clock signal from the frequency divider 14 to gate circuits 12 and 13, extracting a data of a predetermined number of successive bits (a predetermined length of data) at intervals of n bits, and deriving respective evaluation values in the computer 10 by using the data thus extracted. The automatic equalization apparatus according to the present invention heretofore described operates if the data train to be handled is random.
As heretofore described, the present invention makes it possible to obtain a high-speed, high-precision automatic equalization method, and apparatus having simple configuration which can be applied to a recording system or a transmission system.
Claims
We claim:
1. An automatic equalization apparatus, comprising: first and second delay lines in cascade connection for delaying an input signal; a first gain adjusting circuit connected to an input side of said first delay line; a second gain adjusting circuit connected to an output side of said second delay line; an adder for adding an output signal of said first delay line and output signals of said first and second gain adjusting circuits; a first comparator for identifying an output signal of said adder; a second comparator for detecting an equalization error of the output signal of said adder; means for controlling said first and second gain adjusting circuits on the basis of the result of identification in said first comparator and the equalization error detected in said second comparator; and, conversion means for converting a digital signal to an analog signal, wherein the conversion means is interposed between the second comparator and the controlling means.
2. An automatic equalization apparatus using a transversal filter, comprising: (N-1) delay lines in cascade connection for delaying an input signal, said N being the number of taps of a transversal filter; (N-1) gain adjusting circuits, each connected to the corresponding tap excepting the central tap of the transversal filter; an adder for adding an output signal of the central tap and output signals of said gain adjusting circuits; a first comparator for identifying an output signal of said adder; a second comparator for detecting an equalization error of the output signal of said adder; means for controlling said gain adjusting circuits on the basis of the result of identification in said first comparator and the equalization error detected in said second comparator; and, a first gate between the first comparator and the controlling means and a second gate between the first comparator and the controlling means, said first and second gates extracting data comprising at least (N-1)/2+1 bits as a unit at intervals of n bits (where n>1).
3. An automatic equalization apparatus comprising: first and second delay lines in cascade connection for delaying an input signal; a first gain adjusting circuit connected to the input side of the first delay line; a second gain adjusting circuit connected to the output side of the second delay line; an adder for adding an output signal of said first delay line and output signals of said first and second gain adjusting circuits; a first comparator for identifying an output signal of said adder; a second comparator for detecting an equalization error of the output signal of said adder; means for controlling said first and second gain adjusting circuits on the basis of the result of identification in said first comparator and the equalization error detected in said second comparator; a first gate between the first comparator and the controlling means; and, a second gate between the second comparator and the controlling means, the first and second gates extracting data comprising at least 2 bits as a unit at intervals of n bits (where n>1).
4. An automatic equalization apparatus as claimed in claim 3, further comprising a clock generator interposed between the second comparator and a frequency divider, said clock generator sending a signal to the frequency divider wherein the frequency divider sends the resultant clock signal to the first and second gates.
5. An automatic equalization method in a system having input circuitry including a central tap and a plurality of gain adjusting circuits operatively connected to other taps of the input circuitry, an adder, two comparators, and control circuitry, including a computer, that controls the gain adjusting circuits, the method comprising steps of: delivering input signals to the adder from the gain adjusting circuits and the central tap; adding the input signals by the adder to obtain an output signal; supplying the output signal to both a first comparator and a second comparator; identifying the output signal by the first comparator; detecting an equalization error, based on the output signal, by the second comparator; and, controlling the plurality of gain adjusting circuits by the computer based on the identified output signal and the equalization error by selecting signals from the first and second comparators at predetermined intervals based on a number of the other taps whereby the equalization error is detected without affecting the input signal from the central tap.
6. An automatic equalization method in a system having input circuitry including a central tap and a plurality of gain adjusting circuits operatively connected to other taps of the input circuitry, an adder, two comparators, and control circuitry, including a computer, that controls the gain adjusting circuits, the method comprising steps of: delivering input signals to the adder from the gain adjusting circuits and the central tap; adding the input signals by the adder to obtain an output signal; supplying the output signal to both a first comparator and a second comparator; identifying the output signal by the first comparator; detecting an equalization error, based on the output signal, by the second comparator; and, controlling the plurality of gain adjusting circuits by the computer based on the identified output signal and the equalization error by adjusting a threshold of the second comparator by using a digital/analog converter whereby the equalization error is detected without affecting the input signal from the central tap.