US 5,065,262 AGrant
Removable and Transportable Hard Disk Subsystem
Issue Date:1991-11-12
•21 Claims
•15 Drawing Sheets
Abstract
A removable and transportable hard disk subsystem is provided for use with at least one computer and includes at least one hard disk module. The module contains a shock mounted, thin and compact micro-Winchester head and disk assembly which plugs into a base housing which is installable entirely within a well of the computer nominally allotted to receive a 51/4 inch half height disk drive. The base housing includes a head positioning and data module loading/unloading portion of the subsystem control electronics and an electromechanical mechanism for automatically loading and unloading the hard disk module. The base housing provides electrical connections for operating the head and disk assembly when loaded therein. The subsystem further includes an adapter board having a host interface portion of the subsystem control electronics and connected by a cable with the control electronics portion of the base housing, the adapter board for connecting the subsystem directly to address, data and control buses of said computer to enable storage and retrieval in the loaded module of host computer data blocks.
Metadata
Assignee
- Quantum Corporation
Inventors
- Richard J. Blackborow
- Peter S. Hahn
- Claude E. Camp
- Donald C. Westwood
- Rodica Florea
- Eric J. Botto
- Scott E. Richmond
- David B. Jeppson
Application Information
Application Number:US 5859492
Filing Date:1990-09-21
Priority Date:1988-11-30
Art Unit:233
Classifications
IPC:
G11B 2102G06F 1300
Field of Search:
36036469;75;77.02;77.03-77.11;78.04-78.14;97.01;97.03;98.01-98.06;99.06;99.07;133 ;137708;200;900
Patent Drawings (15 sheets)
Description
FIELD OF THE INVENTION
The present invention relates to rotating disk data storage devices for computer equipment. More particularly, the present invention relates to an improved hard-disk-based data mass storage subsystem for a small computer system, such as a personal computer, including at least one removable and transportable ruggedized hard disk module.
BACKGROUND OF THE INVENTION
Many data processing and computing environments require that user data be kept securely away from those who should not know, or might otherwise misuse such data. Such sensitive information might relate to national security, consumer creditworthiness, or the grades to be given to high school students. Doctors and lawyers need to secure their files from those who might otherwise seek access to privileged information.
At the same time, there is a continuing need on the part of computer users to have access to vast quantities of stored information on a random access basis and at very high access speeds. While removable floppy disks provide random access to stored user data, such disks provide access relatively slowly. With much faster access and greater storage capacities than floppies, Winchester fixed disk drive storage systems have come into widespread within computing environments, including small, portable single user workstations and personal computer systems.
Physically small computer systems are proliferating throughout all walks of life, and such systems are being applied to a virtually unlimited variety of tasks and within untold environments. These small, often portable computing systems have evolved into a generally standard variety of sizes and shapes, and have come to recognize as a "form factor" standard the height, width and depth constraints of the ubiquitous 51/4 inch "half height" floppy disk drive. The front panel recess (called a "disk drive bay") formed within these small computers is uniformly sized and configured to receive the full height or more recently the half height floppy disk drive. Typical dimensions for a 51/4 inch diameter, half height disk drive, whether floppy or hard, are 53/4 inches wide, 15/8 inches high, and 8 inches deep.
One recognized drawback of small computing systems is the relative difficulty in securing all of the data stored and used in conjunction with such small systems. This difficulty has required that the premises containing the system be secured against all intrusion. Such is not practical in large office buildings where janatorial workers and maintenance personnel require access during evening and weekend hours when the office is closed.
While some smaller data bases and files may be contained on and used with one or a few floppy disks which may be removed from the computer and placed in a safe at night, most present computer programs and related applications files are so large as not to fit within the capacity of the floppy disk. It is very time consuming to transfer large files from large capacity hard disk drives to a number of floppy disks, and then erase the large files from the hard disks, merely to secure the data at the end of each work day, and then to reload the large files from floppy disks in order to begin work the next day. Also, it is not efficient to lock the entire computer within a safe at night.
Another heretofore unsolved need has been to provide a convenient way to enable a personally configured hard disk based operating environment to accompany the user from computer to computer, including providing an operating system bridge, from such operating systems as DOS to O/S 2 and back, and from such computing systems as the IBM Personal Computer AT to and from the IBM Personal Computer P/S 2, for example.
Thus, a need has arisen for a practical way to provide the storage capacity and fast data access and transfer rates of a compact, ruggedized hard disk drive subsystem with the portability and securability of a floppy disk in a "form factor" not any larger than occupied by the standard half height floppy disk drive form.
The assignee of the present invention has pioneered the introduction and widespread market acceptance of the micro-Winchester disk-on-a-card concept, sold under the HARDCARD trademark, and has patented that concept in U.S. Pat. No. 4,639,863. Modular unitary disk file subsystems as taught in that patent have worked very well as data transporters, i.e., they may be readily installed and removed and placed in a safe by the user at night, for example, without need for special tools or any cabling whatsoever. IBM proposed a similar modular plug-in floppy disk drive subsystem in an article entitled "Diskette Drive Single Connector Low Power Interface" appearing in the IBM Technical Disclosure Bulletin, Vol. 28, No. 9, Feb. 1986, pp. 3877-3878.
One inconvenience in using the disk-on-a-card subsystems as securable/transportable high capacity data storage devices is the need to open, or actually remove the computer cabinet in order to insert and remove the hard-disk-on-a-card to and from its plug-in attachment to the motherboard socket or backplane. Also, the edge connector traces and their plugs are not designed or intended for many insertions and removals.
Heretofore, it has been thought that the task of providing adequate shock mounting for a micro-Winchester (31/2 inch disk diameter) head and disk assembly for use within a portable computer environment has required at least the volume of space occupied by a conventional 51/4 inch half height floppy disk drive, or a larger space. One representative teaching following this thinking is to be found in the McGinlay et al. U.S. Pat. No. 4,568,988, assigned to Rodime PLC, Glenrothes, Scotland (see FIG. 6 and the discussion in connection therewith).
Other manufacturers have proposed portable Winchester hard disk modules. One manufacturer of a hard disk module for use with a personal computer is Tandon Computer Corporation, 405 Science Drive, Moorpark, Calif. 93021. Tandon has developed a product known as the "Personal Data Pac" which includes a 30 Megabyte RLL formatted micro-Winchester hard disk within a plug-in module. However, that product is consistent with the teaching of the McGinlay et al patent, in that it employs a "stepper motor like" interface with the disk drive controller and in that it has not been effectively size-reduced so as to provide a shock resistant micro-Winchester module which may be plugged into a base unit which itself fits entirely within the recess form factor provided for the standard half height floppy disk. Thus, the Tandon Personal Data Pac product has required an external base unit and exposed cables in order to attach to and be used with conventionally sized personal computers. A similar, cable-connected, external base unit product, known as the "Datamodule" is being offered by Inmac, 470 Mercury Drive, Sunnyvale, Calif.
Another manufacturer of another proposed micro-Winchester-based fixed disk module is JVC Information Products Company of America, 1011 West Artesia Blvd., Compton, Calif. 90220. The JVC product proposed an enclosed head and disk assembly, either type JD-3824R or JD-3812M Series, which plugged into a base housing containing control and interface electronics. A ruggedized "suitcase" type carrying case was proposed in commercial literature for transporting the head and disk assembly.
There are several rigid disk cartridge based products which will plug into base units occupying standard floppy disk drive half height form factors. One such product is made by Syquest Technology, 47923 Warm Springs Blvd., Fremont, Calif. 94539 under the model number SQ312RD. A plated, rigid disk is rotatably contained within a plastic cartridge, model number SQ200, which is received within a base unit containing a spindle motor and a head assembly and actuator.
The problems associated with cartridge-type products are the same difficulties long associated with disk packs, namely, disk spindle rotational eccentricities which vary from base unit to base unit, and the non-trivial task of purging impurities from the disk cartridge which otherwise come between the low flying head and the disk surface. A similar product, Model 360, was announced by DMA Systems, Goleta, Calif., in an article written by David Sutton, entitled "Removable Cartridge Winchester Triples Performance-To-Volume Ratio" appearing in Mini Micro Systems magazine, March, 1984 issue, pages 245, 246, and 248.
Another removable disk cartridge is the "Bernoulli Box" product line offered by Iomega Corporation of Ogden, Utah, as generally depicted and discussed in U.S. Pat. No. 4,458,273, for example. This product supports a floppy disk upon a Bernoulli plate within a cartridge and thereby enables use of flying head technology. Another disk cartridge concept is presented in an article by Hatchett entitled "Dual-Use Data Cartridge" in the IBM Technical Disclosure Bulletin, Vol. 23, No. 4, September 1980, pages 1652 and 1653. The problems associated with disk cartridges discussed above in conjunction with the Syquest product and with the DMA Systems product are also presented with the disk cartridge approach to mass storage.
SUMMARY OF THE INVENTION
A general object of the present invention is to provide a removable and transportable hard disk drive subsystem which overcomes limitations and drawbacks of the prior art approaches to transportable data storage modules.
A specific object of the present invention is to provide a compact, reinforced, shock mounted hard disk module which is easily grasped and handled for loading, unloading, transportation and storage within the hand of an adult user.
Another specific object of the present invention is to provide a micro-Winchester hard disk drive head and disk assembly within a fully enclosed generally rectangular box shaped module providing shock mounting to the head and disk assembly, wherein the module has external dimensions such as to fit within a base housing occupying no more space than that allotted to a conventional 51/4 inch, half height floppy disk drive.
Another specific object of the present invention is to provide a base housing for a micro-Winchester hard disk module wherein the base housing occupies no more space than that allotted to a 51/4 inch half height floppy disk drive and further includes a load/unload electromechanical mechanism therein for automatic power loading and unloading of the module relative to the base housing.
Another specific object of the present invention is to provide efficient and effective distributed processing electronics control circuitry between adaptor/supervisor board, base unit and hard disk module units of a removable and transportable hard disk drive subsystem so as to optimize the adaptability of the subsystem to a wide variety of host computers with which the subsystem may be installed and used for data storage.
Another specific object of the present invention is to provide distributed process electronics control circuitry including a plurality of control microprocessors, a first master microprocessor controller included within circuitry located on an adaptor board, and at least one second slave microprocessor included within circuitry located in at least one base housing and wherein the microprocessors coordinate their respective activities via a high speed dedicated communications channel extending directly between the microprocessors.
In accordance with the principles of the present invention, a removable and transportable hard disk subsystem is provided for use with at least one host computer, such as a personal computer. The inventive subsystem includes one or more hard disk modules, each including a micro-Winchester head and disk assembly. The subsystem includes a base housing installable entirely within a well of the host computer nominally allotted to receive a 51/4 inch half height disk drive, the base housing including a data transducer head positioning and data module handling portion of the subsystem control electronics for automatically loading, unloading and operating the hard disk module therein and for providing electrical connections to the head and disk assembly when loaded. The subsystem further includes an adapter board including a host computer interface portion of the subsystem control electronics and connected by a cable with the control electronics portion of the base housing, the adapter board for connecting the subsystem directly to address, data and control buses of said computer.
These and other objects, advantages, aspects and features of the present invention will be more fully understood and appreciated upon consideration of the following detailed description of a preferred embodiment, presented in conjunction with the accompanying drawing.
DETAILED DESCRIPTION OF THE DRAWINGS
In the Drawings:
FIG. 1 is a somewhat diagrammatic, isometric drawing illustrating a hard disk module, and a base unit and adaptor board which together comprise a transportable hard disk subsystem in accordance with the principles of the present invention and intended to be installed within a personal computer.
FIG. 2 is an exploded isometric view of the hard disk module of the subsystem set forth in FIG. 1.
FIG. 2A is an isometric view of a shock-resistant carrying case for the hard disk module depicted in FIGS. 1 and 2.
FIG. 3 is an exploded isometric view of the base unit of the subsystem set forth in FIG. 1.
FIG. 4 is a somewhat diagrammatic view in inside elevation of the load-unload mechanism contained in the right sidewall of the base housing set forth in FIGS. 1 and 3.
FIG. 5 is an exploded view of the load-unload mechanism depicted in FIG. 4.
FIG. 6A is a transverse view of a front portion the base housing in section and elevation along the line 6A--6A in FIG. 1 illustrating the construction of the front closure.
FIG. 6B is a longitudinal view of the base housing in section and elevation along the line 6B--6B in FIG. 1 illustrating further aspects of the construction of the front closure.
FIGS. 7A, 7B and 7C provide a block diagram of control circuitry of the subsystem of FIG. 1 adapted for a host computer employing a microchannel architecture, for example.
FIG. 8 is a schematic circuit diagram of a load/unload motor control circuit for the base housing depicted as part of the FIG. 1 subsystem.
FIGS. 9A and 9B are a series of timing diagrams illustrating command transfer handshake coordination between the supervisory microprocessor of the adaptor/supervisor board and the base unit slave microprocessor during both command sequence and input/output modes.
FIG. 10 is a flow chart illustrating the supervisory microprocessor command issuance process.
FIGS. 11A, 11B, 11C, and 11D are flow charts illustrating command execution by the base unit slave microprocessor.
DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT
Overview of Subsystem 10
As shown in FIG. 1, a transportable hard disk subsystem 10 includes a base unit 12, a hard disk module 14, and one of a variety of adaptor/supervisor boards 16 which is connected to the base unit 12 via a forty conductor ribbon cable 18 having plugs 20 at each end thereof. The adaptor/supervisor board 16 includes an edge connector 22 enabling it to be plugged into a bus of a personal computer 11, such as the IBM Personal Computer PS/2 series, for example. Another form of adaptor board (not shown) enables the base unit 12 to be connected to a bus of the IBM Personal Computer AT series, or equivalent, for example.
The base unit 12 is formed to have height (h), width (w) and depth (d) dimensions to occupy a standard 51/4 inch, half height floppy disk drive well or recess defined within the enclosure of the personal computer with which the transportable hard disk subsystem 10 is to be used. A spring loaded door 24 on the front of the base unit 12 is hinged to swing upwardly and inwardly against the force of a bias spring 194, thereby to admit the hard disk module 14 to be manually loaded part way into the interior space of the base unit housing. An automatic load, unload mechanism 133 then senses partial insertion of the module 14 and thereupon automatically engages the module 14 and automatically loads it into the base unit 12 in order to establish all of the requisite electrical connections via a single plug/jack arrangement.
An eject button 26 located to the right of the door 24 enables the user to activate the load, unload mechanism 133 and thereby cause a module 14 to be unloaded from the base unit 12. A status lamp 28 indicates that a module 14 is loaded and operating within the base unit 12 or that the module 14 is not loaded or not operating, and an activity lamp 30 indicates occurrences of actual disk drive data transfer activities within the system 10 once a module 14 is installed and operating within the base unit 12.
Hard Disk Module 14
Each hard disk module 14 includes a thin and compact micro-Winchester head and disk assembly 32 preferably formed in accordance with the micro-Winchester head and disk assembly described in the assignee's U.S. Pat. No. 4,712,146, hereby incorporated by reference (see also the assignee's U.S. Pat. No. 4,639,863 also incorporated by reference which utilizes the referenced head and disk assembly in a hard disk expansion board subsystem).
The head and disk assembly 32 may include one or more data storage disks, each having a capacity of storing ten megabytes or more of user information on each data storage surface thereo. For example, the module 14 may be configured with a single data storage disk to handle 20 megabytes of user information or may be configured with two data storage disks to handle 40 megabytes of user information. Increased data storage capability is made possible by use of techniques described in the assignee's co-pending U.S. Pat. No. 4,914,530, for Modular Unitary Disk File Subsystem Having Increased Data Storage Capacity, the disclosure of which is hereby incorporated by reference. A/B servo burst information is written in a single sector area of each data surface, and the data surfaces are divided into five contiguous servo zones of data tracks with a timer for each zone, as taught for example in U.S. Pat. No. 4,419,701, the disclosure thereof being incorporated herein by reference.
One important feature of the head and disk assembly 32 is that it includes an automatic aerodynamic latching mechanism, known as AIRLOCK.TM., which places and locks the data transducer heads thereof at a landing zone in the absence of disk rotation, so that any shock forces incident to handling of the module 14 will be transmitted to the data storage surfaces of the disks at the landing zone regions which are not available for storage of useful information. In this regard, see the referenced U.S. Pat. No. 4,639,863, and the assignee's U.S. Pat. No. 4,647,997, incorporated herein by reference.
The thin film connection substrates leading from the head and disk assembly 32 plug into a small circuit board 33 at which all of the electrical connections required to be made with the head and disk module are concentrated into a single e.g. 40 receptacle jack 35. The circuit board 33 is not rigidly mounted to the module housing, and some degree of relative movement in a plane perpendicular to the housing and the circuit board 33 is freely permitted, so that the receptacle jack 35 will plug into a mating plug 120 without binding up. End pointed alignment posts 122 spanning the plug 120 enter guide holes defined in the receptacle jack structure 35 and thereby move the circuit board 33 and the jack 35 into proper alignment to mate properly with the plug 120. All electrical connections with the module 14 are made through the jack 35 via the single plug 120 of the base unit 12, described hereinafter.
A molded plastic rectangular frame 34 includes a front 36, a right sidewall 38, a left sidewall 40 and a rear wall 42. Recesses 44 and 46 are formed in the front 36 and front portions of the sidewalls 38, 40 to enable ornamental parts 48 and 50 to be received and glued therein. A rectangular well 52 is defined in the right sidewall 38 for the purpose of receiving a pressure sensitive user label 52 upon which the user may place identifying notations appropriate to the particular module 14, it being clearly contemplated in practicing the present invention that the user may have one, several or many modules 14.
A small, generally rectangular recess 54 is provided for engagement by a load latch assembly 162 of the load, unload mechanism 133 described hereinafter. A slanted portion 56 along a rearward portion of the wall 38 is provided to provide clearance with the outside circumferential diameter of a load, unload drive motor 134 within the load, unload mechanism described hereinafter.
The rear wall 42 defines a rectangular opening 58 sized to enable the connector jack 35 to pass through. Two vertical openings 60, 61 are defined in the back wall 42, for respectively receiving two slide toggles 62 and 63. These toggles 62, 63 enable the user to select respectively "write protection" for the module 14 (meaning that when the write protect toggle 62 is "on", user data cannot be written to or erased from the module 14); and whether the module 14 is to act as a "boot" device (meaning that when the toggle 63 is "on", the module 14 will load the basic operating system into the computer system as well as any applications programs that might be needed by the user when the computer system is initially reset or "booted up"). The respective positions of the toggles 62 and 63 are sensed by sensors in the base unit 12.
A series of cylindrical portions 64 are formed in spaced apart relationship on the lower inside periphery of the frame 34; and, threaded metal inserts 66 are press-fit into axial openings defined therethrough. Screws 90 passing through holes defined through a bottom cover plate 84 mate with the threaded inserts 66 and thereby secure the bottom cover plate 84 to the rectangular frame 34. Four rectangular wells 68 are formed in the right and left sidewalls 38, 40. These wells or recesses 68 receive and secure four shock pads 82 which are glued thereto by an adhesive.
A top cover 70, formed out of sheet metal and painted a suitable color includes a right lip 72 and a left lip 74. The right and left lips 72, 74 seat in recesses 73 and 75 formed along the upper edges of the right and left sidewalls 38, 40. The lips 72 and 74 enable the top cover 70 to be glued with a suitable adhesive to the frame 34 along the top peripheral recesses 73 and 75. A grip array 76 of gently undulating, parallel corrugations is formed in a front region top cover 70 (and a similar array of corrugations, not shown, is formed in a front region of the bottom cover 84 in vertical alignment with the corrugations 76) so that the module 14 may be securely gripped by the user during insertion and withdrawal of the module 14 from the base unit 12.
Four shock pads 78 are glued with a suitable adhesive to the inside of the top cover 70. These shock pads 78 are biased by thickness dimensions and position to come into contact with the top plate of the head and disk assembly 32 when it is installed within the frame 34, in a manner to be described shortly.
Four mounts 80 are formed of cast aluminum, and each includes a shock pad surface 81 to which a rectangular shock pad 82 is glued with a suitable adhesive. An arm portion 83 extends at right angles from the shock pad surface 81, and it defines an opening through which a mounting screw 85 passes. The screws 85 mate with threaded openings formed in the four corners of the generally rectangular base casting of the head and disk assembly 32, as shown in FIG. 2.
The bottom cover 84, also formed of sheet metal and painted the same color as the top cover 70, has two upwardly extending side lips 86 and 88. These lips engage recesses 87 and 89 formed along the lower outer edges of the left and right sidewalls 40 and 38. An elastomeric spacer pad 91 is attached by adhesive to the inside of the bottom cover 84 against a lip 93 extending upwardly long a portion of the back edge of the cover 84 in the vicinity of the jack 35. The spacer 91 thereby spaces the jack 35 away from the bottom edge of the module 14 otherwise formed by the bottom cover 84. Four shock pads 82 are glued to the inside surface of the bottom cover 84, and these shock pads 82 are likewise biased by thickness and position to come into contact with the head and disk assembly 32.
The shock pads 82 are preferably formed of a visco-elastic polymer having a density in pounds per cubic foot of 80; a durometer/hardness rating of 50; a compression set of 6.2%; a compressive modulus in pounds per square inch of L2.5 at 20% compression, and 89.0 at 50% compression; a tensile strength of 120 pounds per square inch; a tensile modulus of 30 pounds per square inch at 100%, and 90 pounds per square inch at 300%; a tear strength of 22.8 pounds per inch; an absorption efficiency of 61%; a specific damping of 74%, and a specific absorption of 6642 foot pound-foot per pound; and, a rebound resilience of 13.0%. A preferred material for the pads 82 is Sorbothane.TM. Medium visco-elastic polymer, supplied by Sorbothane, Inc., 2144 State Route 59, P.O. Box 178, Kent, Ohio 44240. The use of the visco-elastic polymer for the pads 82 has enabled development of the module 14 so that it will withstand very severe shock forces, on the order of 150 G's, without damage or destruction of the head and disk assembly 32.
The shock pads 78 affixed to the top cover 76, and the shock pads 92 affixed to the bottom cover 84 are preferably formed of small flat blocks of a suitable foamed elastomeric material, such as polyether, having a density of 15 kg/m.sup.3, and they function to smooth and dampen any impact forces otherwise resulting from shock contacts between the head and disk assembly 32 and the covers 70 and 84.
Further resistance to shock forces is provided by a module carrying case 94 depicted in FIG. 2A. The case 94 is generally rectangular and is formed of high impact resistance plastic material. The case 94 defines an interior rectangular well for receiving a module 14. The interior of the case 94 adjacent to the well is lined with a shock absorbing foam material 95. A hinged, snap-locking end closure 96 covers the open insertion/withdrawal end of the carrying case 94. A snap-lock mechanism 97 employs the resilience of the plastic material forming the case 94 for hinge action enabling lock and release of the closure 96.
When open, the hinged closure 96 provides a convenient pedestal for the case 94. A recessed, corrugated surface grip region 98 (and an aligned, similar region formed on the underside of the carrying case 94) provides a convenient gripping surface for handling the case 94 with or without the module 14 therein. The padded case 94 adds further significant shock resistance to a module 14 contained therein. Tests have established that the module-containing carrying case 94 may be dropped from a height of twenty one inches upon an unyielding surface without adverse effect upon the module 14 and its shock mounted HDA 32 carried therein.
Base Housing 12
The base housing 12 depicted in FIG. 1 is shown in greater structural detail in the FIG. 3 exploded view. Therein, the base housing 12 is shown as including a bottom plate 102 having two parallel raised portions 103 which are covered with strips of thin polyethylene films affixed thereto by adhesive. The polyethylene strips on the raised portions 103 provide bottom rails upon which the module 14 will slide as it is loaded and unloaded in the base housing 12. The base housing 12 also includes a molded plastic front panel assembly 104 including the hinged closure 24, user switch 26, and indicator lights 28 and 30.
The base housing includes a right wall assembly 106 including the load, unload mechanism 133; a left wall assembly 108 and a rear wall assembly 110. The assemblies 106, 108 and 110 are formed of aluminum castings. A front top cover bar 112 and a support bar 114 are provided to support and secure a printed circuit board 116 carrying some of the actuator positioner electronics required for properly positioning the head-arm assembly relative to the data storage disk during operation of the module 14. The circuit elements are carried in large measure upon the underside of the circuit board 116. A thin plastic insulation sheet 118 overlays the upper surface circuit traces and components of the circuit board 116 in order to protect them from contact with other elements within the host computer enclosure that may be in proximity with the base housing 12.
A plug 120 is rigidly mounted to the back wall 110 and includes two alignment posts 122 which mate with complementary openings formed on the jack 35 of the module 14. These posts guide the receptacles of the jack 35 into proper mating relationship with the contact pins of the plug 120. Two switch sensors 124 and 126 sense the relative positions of the toggles 62 and 63 of the module 14 and generate responsive electrical logic signals.
The sidewalls 106 and 108 are provided with a series of guide rollers. One set 128 of guide rollers on each wall aligns and guides the module 14 in proper vertical orientation. The guide rollers 128 are spaced apart in order to prevent the module 14 from coming into contact with downwardly depending electrical components mounted to the underside of the printed circuit board 116. Two sets of guide rollers 130, 132 align and guide the module 14 in proper horizontal orientation. The guide rollers 130 on the left sidewall 108 are fixed in place, while the two guide rollers 132 on the right sidewall are spring-loaded and force the module 14 into contact with the left wall guide rollers 130.
The load/unload mechanism 133 is depicted in the FIG. 4 inside view in elevation of the right sidewall 106, and in the FIG. 5 explosion view of the same structure. The sidewall 106 is formed as an aluminum casting and has the shape depicted in FIG. 5. The mechanism 133 includes a DC motor 134 which is mounted to the sidewall 106 via a motor mount bracket 136. A motor shaft 138 nominally rotates at 3800 rpm and develops a torque of 150 gm-cm under load, requiring one ampere at 11.2 volts DC.
The armature of the DC motor 134 tends to vibrate within its bushings and create undesirable noise while in operation. To dampen these acoustic vibrations, a bushing 139 is slipped over the motor shaft 138. A leaf spring 141 biases the bushing 141 against the motor shaft 138 and thereby greatly reduces the vibration and resulting noise. The bushing is preferably formed of sintered brass which has been impregnated with silicone oil for lubrication. The outer surface of the bushing 139 which is contacted by the leaf spring 141 is splined. The leaf spring 141 is preferably formed out of a sheet of beryllium copper alloy as part of a bracket which is mounted by the same screws which secure the motor 134 to the sidewall 106, as shown in FIG. 5.
The motor shaft 138 drives a worm 140. The worm 140 engages the teeth of a helical gear 142 contained within a spur gear transmission 135. The helical gear 142 is molded of an aceytal copolymer plastic material, such as Duracon.TM. manufactured by Poly Plastics Ltd., of Japan. It includes an integral spur gear 144 and rotates about an axle pin 146 which is press-fit into an opening formed in the sidewall casting 106. The spur gear 144 meshes with a larger diameter spur gear 148 within the transmission 135 which is also molded of aceytal copolymer material. The large spur gear 148 is integrally formed with a pinion gear 150, and the spur gear-pinion gear rotates on an axle pin 152 press-fit into an opening formed in the sidewall casting 106. A gear box cover 154 provides an outside end support for the axle pins 146 and 152. It also aligns and supports one of the vertical guide rollers 128.
The pinion 150 meshes with upwardly extending teeth of a rack 156, also molded of an aceytal copolymer material. The reduction ratio achieved by the spur-gear transmission 135 is 81.4 with an efficiency of about 27%. It takes about two seconds for the rack 156 to traverse the entire range of its locus of movement. The rack 156 slides in a slot formed in a rack race 158 which is screwed into the bottom of the sidewall casting 106. An unload finger 160 is integrally formed with and extends outwardly from the rear of the rack 156. The unload finger 160 comes into contact with the lower corner of the endwall 42 of the module 14 as the rack 156 moves in a forwardly direction, thereby causing the module 14 to be pushed out of the base housing 12.
A spring biased, retractable load latch assembly 162 includes a latch member 164 having a pair of teeth 166 which engage the generally rectangular sidewall recess 54 formed in the module 14. The latch member 164 retractably pivots about a vertical pin 168 which is press-fit into a vertical opening formed in a raised plateau front end portion 170 of the rack 156. A roller 172 enables the latch member 164 to follow a race along the inside surface of the cast sidewall 106 along a locus of movement following the movement of the rack 156. A bias spring 174 engages a finger 175 extending upwardly from the plateau 170 and also engages the latch member 164 to bias the roller 172 against the race along the sidewall 106. A vertically depending pin 176 comes into contact with the latch member 164 at the forwardmost extension of travel of the rack 156 and retracts the teeth 166 from engagement with the module sidewall 38 at the recess 54. When the latch assembly is in the retracted position, the module 14 may be freely withdrawn from base housing 12 without any mechanical impediment.
Two module sense switches 178 and 180 are provided to sense when a module 14 has been partially inserted into the base housing 12 by the user to an extent permitted by the unload arm 160 when the rack 156 is in the forwardmost position. Both sense switches 178 and 180 must be closed before the motor 134 can operate. The sense switches 178 and 180 are provided as a safeguard, so that the user cannot inadvertently signal presence of a module 14 e.g. merely by sticking a finger or object other than a module 14 into the base unit 12.
A small printed circuit board 181 contains a micro-switch 182 which provides the electrical contact portion of the user switch 26. The board also supports and connects the two indicator lamps 28 and 30, and also a recessed micro-switch 184 which can only be activated by e.g. a pin, stylus or paperclip, etc. The switch 184 is to enable user to cause the module 14 to be ejected under battery backup power in the event of a system power failure of the host computing system. A small 9 volt transistor radio battery may be plugged into the base unit 12 in order to provide requisite module-unload back up power.
The spring loaded guide rollers 132 rotate about vertical axle pins 185 which are mounted into openings formed in pivot arms 186 journalled to the sidewall structure 106. A load spring 188 biases the rearward roller 132, while engagement with the switch 180 provides a bias force for the forward roller 132.
Aside from the load/unload motor which has a 20.5 mm diameter, the thickness of the sidewall 106 as including the load/unload mechanism 133 requires a thickness of only about 16 mm (5/8 inch). This thickness (thinness) enables the base unit 12 to fit within a standard 51/4 inch half height floppy disk well of a personal computer host and still have ample room to receive the hard disk module 14 entirely within its interior space.
A heat dissipation tab 186 of a bidirectional motor driver amplifier mounted on the printed circuit board 116 is attached to a horizontal shelf 188 integrally formed as part of the sidewall casting 106. This arrangement permits any heat generated within the integrated circuit driver amplifier to be sumped for dissipation into the aluminum sidewall casting 106 in the vicinity of the shelf portion 188. A side extension 190 of the printed circuit board 116 secures a plug (not shown) which attaches to a jack wired to a cable extending to the sensors 178 and 180, and to the circuit elements contained on the small circuit board 181.
In operation, directional power is applied to the motor 134 by the driver amplifier for a predetermined time period calculated to cause the rack 156 to traverse the extent of its permitted travel. During travel in a rearward direction (module loading direction), power is applied to the motor 134 until the plug 35 of the module 14 comes into contact with the jack 120. Then, a slight additional amount of power is applied for a short time (e.g. 300 milliseconds) in short pulse intervals in order to be sure that the rack 156 has reached the end limit of its permissible travel. Then, a very short reverse direction interval of current (e.g. 20 milliseconds) is applied to the motor 134 in order to release the binding forces otherwise present in the worm 140, transmission 135 and rack 156 when the motor 134 stalls at the physical limits of travel of the rack 156.
During travel in a forward direction (module unloading direction), power is applied to the motor 134 for a predetermined time period calculated to cause the rack 156 to traverse the extent of its permitted travel. Then, a very short reverse direction interval of current (e.g. 10 milliseconds) is applied to the motor 134 in order to release the binding forces, as explained above in connection with rearward travel.
As illustrated in FIGS. 6A and 6B, the front closure 24 is hinged to the top of the molded front wall assembly 104. The closure includes a recessed hinge bar 191 which has two hinge pins 192 extending from each end thereof. Two clamps 193 clamp the hinge pins 192 to the top of the front wall assembly 104. A helical spring 194 biases the closure 24 to its downwardly dependent position whenever a module 14 is not present within the base housing 12. A tongue 195 freely moves within an arced sidewall groove 196; and the tongue provides a stop for the closure at its downwardmost position. When the closure 24 is retracted, it nests in a space directly below the front top cover bar 112 which supports the front edge of the printed circuit board 116.
Control Electronics 200
The control electronics 200 for the subsystem 10 are illustrated in one preferred embodiment in the block diagram formed by FIGS. 7A and 7B. The FIG. 7A portion shows the structural blocks of the adaptor/supervisor board 16, while the FIG. 7B portion shows the structural blocks of each of two base housing printed circuit boards 116; and also shows the electrical elements of two head and disk assemblies (HDAs) 32. It is clear from the FIG. 7B drawing that the subsystem 10 may simultaneously support two base housings 12 and two hard disk modules 14 as a single operating unit. All requisite control processes are distributed among the adaptor/supervisor board 26, base unit 12 and HDAs 32, as explained in greater detail hereinafter.
Adaptor/Supervisor Board 16
The host computer 11 provides e.g. motherboard edge connectors enabling plug-in connection of electronics accessory cards, such as the microchannel adaptor/supervisor board 16. The host 11 provides buffered connections to its address bus 202, data bus 204, and control lines 206. The adaptor/supervisor board 16 includes a host address/data latch and selector 208, so that eight bit data words within the subsystem 10 may be assembled into e.g. 16 bit data words expected at the host data bus 204.
A buffered internal host address bus 210 and a buffered and selected internal host data bus 212 lead from the host address/data latch and selector 208 to a memory 214 including a read-only portion containing BIOS code and a read/write portion (RAM) for storing dynamic system values generated during initialization and reset procedures. The BIOS code comprises additional memory directly addressable and readible by the host computer, so that the host computer may use the subsystem 10 without need for hardware modifications or installation of any additional software device driver routines.
An eight bit interface array 216, (such as the chip 419 described in conjunction with FIG. 16 of the referenced U.S. Pat. No. 4,639,863, or equivalent) is included within the adaptor card 16. This array 216 is adapted to communicate command and status bytes to and from the interface. It is tightly coupled to a data sequencer/memory controller circuit 246 and a supervisor microprocessor 252 via a multiplexed data/address bus 254. It is also coupled to high speed host bus arbitrate and direct memory address (DMA) control and clock generator logic via lines symbolized by the path 219.
A group read/write control path 217 controls transfer of data between the I/O channel interface 216 and the microprocessor 252 via the data sequencer/memory controller circuit 246; and also between a buffer RAM address selector 230 and the microprocessor 252 via the sequencer/controller 246 and a microprocessor controller address bus 254.
The high speed host bus arbitrate and DMA control and clock generator logic 218 is connected to the microchannel control lines of the host computer 11. This logic circuitry 218 generates and distributes control and clocking signals to other circuit elements of the adaptor board 16, including an I/O read/write control signal via a line 219 to the I/O interface 216. The type, number and timing requirements of the microchannel interface signals are described in detail in Volume 5, No. 3 of the IBM Personal System/2 Seminar Proceedings, May, 1987.
An eight bit internal host data bus 220 leads from the host address/data latch and buffer 208 to a data multiplexer 222. The data multiplexer multiplexes eight bit data words between two RAM buffers 224 and 226 configured as a "ping-pong" buffer (i.e. one buffer may be written to while the other is being read, and vice versa). Each RAM buffer 224, 226 is capable of holding 16 blocks of 512 eight bit data words. In operation, one of the RAM buffers, e.g. the buffer 224, may be engaged in reading out data at high speed to the host 11 via a DMA channel operation, while the other buffer 226 may be engaged in receiving data from the hard disk module 14 via a data sequencer/memory controller circuit 246 of the adaptor card 16 which directly supervises disk drive data transfer operations. Once readout to the host from the buffer 224 is completed (and the buffer 226 is loaded with the next blocks in sequence as called for by the host), the roles of the buffers 224 and 226 are reversed; and the data blocks in the buffer 226 are read out at high speed over the DMA channel, while the buffer 224 is written with the next blocks in order as received from the hard disk module 14.
A bidirectional host-adaptor DMA start and done control path 229 enables the microprocessor 252 to start a single 512 byte block DMA transfer between the host DMA channel and the selected buffer memory 224 or 226. When the DMA transfer is completed, a done signal is generated by the DMA address counter 228 and sent to the microprocessor 252 to indicate that the current DMA transfer has been completed.
A RAM select line 223 leading from a microprocessor controller 252 directs the circuitry within the data multiplexer 222 and circuitry within a RAM address selector circuit 230 to select which buffer RAM 224 or 226 is actually connected to the host DMA data channel, and which is connected to the data sequencer data channel.
A modulo-512 DMA address counter chain 228 receives a DMA clock signal generated by the logic 218 via a line 221; and, once started, the counter 228 progressively counts out 512 successive addresses for the 512 individual bytes of each block to be transferred via the DMA channel. These addresses are supplied over a bus 244 to a RAM buffer address selector circuit 230. The selector circuit 230 passes memory addresses to the RAM buffers 224 or 226 via two buses 232 or 234, the bus 232 leading to the RAM buffer 224; and the bus 234 leading to the RAM buffer 226. Two read/write control lines 236 and 238 extend from the RAM address selector circuit 230 to the RAM buffers 224 and 226 respectively. These lines control whether the particular RAM buffer 224, 226 will be read or written to during a particular access operation.
A control line 240 from the logic circuit 218 causes the circuit 230 to select and pass the host DMA addresses on the bus 244 to the RAM address selector 230; and a control line 242 from the data sequencer/memory controller chip 246 causes the circuit 230 to select and pass drive addresses generated by the circuit 246 and put out over a drive address bus 248 to the RAM address selector 230. A bidirectional drive data bus 250 extends from the data sequencer/memory controller circuit 246 to the data multiplexer circuit 222.
An adaptor/supervisor board controller microprocessor 252 is connected to an eight bit lower byte address/data byte multiplexed bus 254 which extends to the interface 216, the RAM address selector 230, the data sequencer/memory controller 246, and to a read only memory array 266 which contains the control program executed by the microprocessor 252 during its control operations. The microprocessor 252 is preferably implemented as an NEC type 7810 integrated circuit processor.
The microprocessor controller 252 presets the RAM block addresses (high order bits of the host DMA channel RAM address and high order bits of the data sequencer data channel RAM address to identify 512 byte blocks in each RAM 224, 226) using the group write function of the data sequencer/memory controller 246. The sequencer/controller 246 transfers the four bit addresses via a line 217 and the address bus 254 to the RAM address selector circuit 230. Thus, the microprocessor 252 may directly address a predetermined one 512 byte block in each buffer RAM 224, 226, before initiating a data transfer operation.
The address/data lines extending over the bus 254 to the RAM address selector circuit 230 enable the microprocessor 252 to preload a block start address before start of high speed DMA operations at an appropriate block location within the RAM buffer 224 or 226. Once the starting address is supplied, the DMA address counter 228 thereupon generates high speed byte addresses progressively sequenced in order from the starting address; so that data is read into or out of the particular RAM buffer 224 or 226 over the host DMA channel at high speed without any need for further intervention by the processor 252.
The low order microprocessor address bits are separated within the data sequencer/memory controller 246 and are sent to the firmware ROM 266 via a low order address bus 268. A high order address bus 256 extends directly from the microprocessor 252 to the program memory 266. A program memory select line 270 extends from the data sequencer/memory controller 246, and when active enables control program sequences addressed by the bit states of the buses 256 and 268 to be read out of the memory 266 via the bus 254 and into program registers of the microprocessor 252.
Two control buses are carried on the cable 18 extending between the adaptor board 16 and the base housing 12. A first bus 272 includes a byte synch line, an address marker enable line, a read NRZ data serial by bit data line, write NRZ data serial by bit data line, a read/reference clock line, a write clock line, a read gate line, a write gate line and an index line. The NRZ write data mode is active when the write gate line is active and causes serial data to be sent from the sequencer 246 to the data separator 276 to be encoded and written onto a storage disk of the HDA 32 within the module 12. This data is clocked by the write clock signal on the write clock line. The NRZ read data mode is active when the read gate line is active and causes decoded data read from a selected disk of the module 14 serially from the data separator 276 to the sequencer 246. This data is clocked by the signal on the read reference clock line.
A second bus 274 comprises a microprocessor to microprocessor serial communications channel and enables the adaptor board microprocessor 252 to act as a master CPU in supervising up to two slave CPUs located at up to two base housings 12A and 12B, as illustrated in FIG. 7B. The serial channel 274 includes a transmit line from adaptor to base housing "TxD (c.fwdarw.d)", a transmit line from base housing to adaptor "TxD (d.fwdarw.c)", a serial data clock line (the microprocessor 252 generates the clock signal, and the slave processors on the base housings 12A and 12B use this clock signal as a reference during serial port control operations), an acknowledge line ACK (d.fwdarw.c) from base housing to adaptor, an acknowledge line ACK (c.fwdarw.d) from adaptor to base housing, an attention line to enable each slave processor to obtain the attention of the master processor 252 and a reset line by which the master 252 may reset each slave processor. A single drive select line is also included. A logical high value selects one of the base housings, while a logical low value selects the other one.
The drive select line, controlled by the controller 16, is used to select which of the two modules 14A, 14B is being addressed by the controller 16, since only one of the modules may have the attention of the controller at any one time.
The reset line is set up by the controller 16 and leads to the non-maskable interrupt (NMI) pin of the base unit microprocessor 282. It is used by the controller to reset the base unit in order to put it into a predetermined, known state. The line is normally kept high.
Handshaking between the controller processor 252 and the base unit processor 282 is accomplished over the acknowledge lines and the attention line. If the ACK (c.fwdarw.d) line is low while the reset line is pulsed, a full reinitialization of the base unit 12 firmware takes place, which requires about 3 milliseconds. While the base unit 12 is busy, the ACK (d.fwdarw.c) line will be high; when reinitialization is complete, the ACK (d.fwdarw.c) line will change to low.
If a module 14 is present in the base unit 12, the base unit will raise the attention line and, when requested by the controller processor 252, will deliver a LOAD message over the Tx (d.fwdarw.c) line, in which case the module 14 will be powered up again and reinitialized by execution of LOAD and INTAGC commands. This NMI procedure is used as a last resort to establish or reestablish communications between the controller 16 and the base unit 12.
If the ACK (c.fwdarw.d) line is high when a NMI occurs, the base unit will not perform a complete reinitialization, but will instead return to the normal default state, which is ready to receive the next command from the controller 16. This NMI takes about 100 microseconds and is used primarily to switch the base unit 12 out of the Input/Output or I/O mode.
Base Housing Circuit Board 116
The buses 272 and 274 extend from the adaptor board 16 via the cable 18 and plug 20 to the circuit board 116 of a base housing unit 12, there being two such housings depicted electrically within FIG. 7B. The first bus 272 makes connection to a data separator circuit 276 which converts NRZ data into variable length, run length limited (2,7 RLL) format data for recording on the data storage surfaces of the disk. 2,7 RLL data is put out directly from the data separator circuit 276 via a 2/7 Data Out line extending via the plug 120 and jack 35 to the head and disk assembly 32 within a hard disk module, such as the module 14A depicted in FIG. 7B.
This particular data separator circuit 276 supports a dual data rate, with a faster data rate for outer data cylinder locations, and with a slower data rate for inner data cylinder locations. Further details of the circuit 276 are described in the referenced U.S. patent application Ser. No. 07/052,709, filed on May 20, 1987, for Modular Unitary Disk File Subsystem Having Increased Data Storage Capacity.
A read channel circuit 278 provides suitable amplification and shaping for the 2,7 RLL data format signal read from the disk surface prior to data separation in the data separator circuit 276. A preamplifier circuit 280, such as the SSI 117, is located within the HDA 32 as taught in the referenced U.S. Pat. No. 4,639,863.
A base housing control microprocessor 282 is loosely coupled to the adaptor board microprocessor 252 via the serial data channel 274 in a slave to master distributed processor configuration (i.e. the slave processor 282 uses an attention line to gain the attention and obtain service from the master processor 252). Basically, the base housing control microprocessor 282 controls track seeking and track following operations of the head and disk assembly 32 within the module 14A. It employs an optical position servo circuit 284 which is periodically updated by once per revolution servo information read from the data surface. Servo signal processing is carried out within the servo circuit 284 acting under control of the microprocessor 282 in response to optical position signals P1 and P2 received from an optical position encoder 288 and from A/B servo burst information received from the data transducers and preamplifier circuit 280. Control signals are sent to the servo circuit 284 via a DAC data bus (DAC 0-7).
Control connections are made via the plug-jack connection between the module 14 and base unit 12 to a rotary actuator positioner 286, an optical position encoder 288 and a spindle motor speed control processor 290 which drives a brushless DC spindle motor, all of which elements are part of the HDA 32 shock-mounted within each module 14.
The base housing control microprocessor 282 includes a multiplexed address/data bus 293 which extends to a digital to analog converter 292 which provides an automatic gain control for the read channel 278. Addresses generated by the microprocessor 282 are separated by an address latch 294 and then presented to a firmware read only memory array 296 and to a random access memory 298. The read only memory 296 includes the control program routines executed by the microprocessor 282, and the random access memory 298 provides temporary storage for values required for positioning and track following servo operations. A logic gate 297 selects between the read only memory 296 and the random access memory 298.
A decoder 300 decodes signals on the three high order address lines put out by the microprocessor 282 (lines A13, A14 and A15) in order to control various operations occurring at the base housing 12A. One operation controlled and monitored by the base housing microprocessor 282 is the status of the hard disk module 14A, i.e. whether it is loaded into the base housing, and whether it is ready for data storage and retrieval operations. In order to determine the status of the module 14A with respect to the housing 12A, a tri-state latch 302 is selected by the decoder 300, and the latch 302 buffers data sent to a load/unload circuit 304 which controls load/unload operations of the base housing 12A and also selectively powers the indicator lamps 28 and 30. The circuit 304 is depicted in FIG. 8 and discussed hereinafter. Another tri-state latch 306 is connected to sense conditions within the base housing 12A, such as positions of the module switches 62 and 63. It also senses operation of the eject button 26, and the cartridge in and out switches 178 and 180.
The circuit 304 includes the motor driver chip 186, and it also includes four transistors 308, 310, 312 and 314, connected as shown in FIG. 8. These transistors, and a diode 316 provide a power path whenever supply voltage is lost to the base housing 12A, so that current from a battery 318 may be selected by operation of the eject switch 184 and passed through the circuit 186 in order to cause the motor 134 to unload the module 14A. In this way, the module 14A may be removed from the base housing 12A and be secured, or be transported to another system even though the primary power supply has failed or ceased for some reason at the base housing 12A.
Operation of Control Electronics
As previously explained, the function of the adaptor/supervisor microprocessor 252 is to supervise data transfers to and from each module 14 which may be included within the system 10. The function of the base unit microprocessor 282 is to control data transducer head positioning operations, and module load, spinup, spindown and eject operations.
The function of each module 14 and its HDA 32 is to provide the rotating data storage disks, provide disk motor speed regulation and speed feedback, provide head transducer positioning and both P1/P2 optical phase position feedback information and disk surface A/B servo burst centerline feedback information.
The serial command/status bus 274 enables command and status signals to be exchanged between the two processors 252 and 282 at a very high data transfer rate (500 kilobits per second). Each command is sent from the master microprocessor 252 at the controller 16 to the slave microprocessor 282 at the base unit 12, one command at a time, over the line TxD (c.fwdarw.d) in a serial by bit format with start and stop bits for each byte. Commands can be one to four bytes in length. The first byte is a function code. If the base unit acknowledge line (ACK (d.fwdarw.c) is high, then the base unit slave processor 282 is ready to receive a command.
In order to send a command, the master processor 252 sends the first command byte to the slave processor 282, which causes an interrupt of the slave processor 282. Then, a handshaking sequence is commenced between the two processors 252 and 282, until all of the command bytes of the sequence are sent. Depending upon the command sent, one of four actions will occur:
1) the slave processor 282 will execute the command and lower the ACK (d.fwdarw.c) line to indicate ready;
2) the master processor 252 will send one or more bytes (depending upon the command) to the slave processor 282; the slave processor 282 thereupon will execute the command and lower the ACK (d.fwdarw.c) line;
3) the slave processor 282 will send one or more bytes (depending upon the command) to the master processor and the slave processor 282 will execute the command and lower the ACK (d.fwdarw.c) line; or
4) the slave processor 282 will perform any tasks required by the command, enter a special I/O mode, and lower ACK (d.fwdarw.c) to indicate ready to read or write.
For example, a read command includes an implied seek command which causes the HDA to seek to a predetermined cylinder location. This command also includes a head select. Once the desired cylinder has been reached and desired head has been selected, the base unit 12 enters the I/O mode which enables interrupts in the slave processor 282 in response to toggles present on the ACK (c.fwdarw.d) line. If the master processor 252 toggles the ACK (c.fwdarw.d) line while the slave processor 282 is in the I/O mode, the HDA will automatically advance to the next head or cylinder, thereby performing a one track seek. When the one track seek is completed, the slave processor 282 will lower its ACK (d.fwdarw.c) line, thereby signalling it is now ready for further read/write operations.
The following 37 commands are available to the master microprocessor 252 and are executed by the slave microprocessor 282 at the base unit:
HNOCMD: 0=Null Command; this command does nothing whatsoever.
HSEEK: 1=Seek Command; this command causes a seek to a specified track. When seek is complete, the base unit HDA 32 enters a normal on-track fine servoing mode wherein head 0 is selected.
HRECAL: 2=Recalibrate to Track Zero; when the mode flag is zero, this command causes a 253 track fast outward seek, finds the outer crash stop, then steps in to the second track which has both A and B servo bursts present, which is nominal track zero. If that track cannot be located, this routine finds the outer crash stop and then steps in six tracks as determined by optical phases of the optical encoder 288. When the mode flag is one, an attempt is made to adjust the read amplitude before the initial seek operation. Also, if track zero cannot be located, this routing first commands a 200 track slow outward seek before looking for the outer crash stop.
INFO: 3=(reserved)
GETMSG: 4=Get Message; This routine returns a one byte attention message. Messages have the following meanings:
0: No message. This response will be returned if there are no messages in this drive's particular message slot or register.
1: Eject Button Pushed. This message indicates that the eject button 26 of the base unit 12 has been depressed.
2: No HDA Present. This message indicates that the controller 16 has issued a command to a base unit 12, but that no cartridge 14 is present. Alternatively, it signals that the HDA has been bumped or shocked so severely that it can no longer servo to a data track centerline and therefore will not perform any drive commands until a LOAD command has been issued and executed.
3: Reset. This message indicates that a catastrophic HDA error has occurred so that the HDA can no longer servo on track. A LOAD command must be issued and executed.
4: Parity or Overrun. This message indicates that a parity error or data overrun has occurred during a command transmission sequence. The command is then reissued.
5: (reserved)
6: Bump. This message is generated only during execution of one of the write commands; and, it indicates that the transducer heads have been bumped too far offtrack. The write gate will thereupon be disabled. The controller 16 must issue a short NMI reset and reissue the I/O command to enter I/O mode.
7: Checksum Error: This message indicates that a drive diagnostics routine has found a checksum error.
8: Load. This message indicates that a module 12 has been detected as properly installed in the base unit 14. The appropriate response is for the controller 16 to issue the LOAD command to spin the storage disks up to operating speed and initialize the HDA 32. Afterwards, an interrupt agc or INTAGC command should be issued in order to initialize the agc for the particular HDA 32.
9: Attention Skipped. This message indicates that the base unit 12 has a message in its message register and that the controller has issued a command other than GETMSG. The controller must then issue another GETMSG command in order to get the original message.
DRDIAG: 5=Diagnostic; this routine performs a checksum of the base unit firmware ROM 296. If the least significant bit of the result is non-zero, the attention line will be raised and a checksum error message will be placed in the base unit message register for pickup by the controller.
RDTS: 6=Read Distance to Stop; this diagnostic routine is used to check the operation of the aerodynamic shipping latch within the particular HDA if a jumper which disables the A/B servo bursts is installed. The routine returns the number of tracks traversed from the inner crash stop to the point of highest resistance against further outward movement of the actuator structure presented by the aerodynamically released actuator. Thus, this routine is available to ascertain that the airlock effectively locks the actuator structure after the disks are spun down.
RREG: 7=Read 256 Registers; this routine returns the 256 byte values contained in the working registers of the base unit processor 282.
MICSTP: 8=Microstep Actuator this routine, if called after execution of a disable servos command (DISSRV) moves the head transducer actuator by a DAC step amount in a particular direction.
READAB: 9=Read "A" and "B" Servo Burst Amplitudes; this routine returns two bytes to the controller. The first byte is A burst amplitude; and, the second byte is B burst amplitude.
WREG: A=Write 256 Registers; this routine accepts 256 byts from the controller 16 and stores them sequentially in the working registers of the base unit microprocessor 282.
---: B=(reserved)
INDTIM: C=Index Timing; this routine returns the index-to-time in microseconds as a two byte value.
RP1P2: D=Read P1 and P2 Encoder Position Phases. The first byte returned is the last saved P1 encoder position value; and, the second byte returned is the last saved P2 encoder position value.
RDPEEK: E=Read Signal Amplitude; this routine takes the average of 128 sample analog to digital conversions of the read signal and returns a one byte average amplitude value.
INTAGC: F=Initialize 5 Zone by 4 Phase AGC Table; this routine initializes the automatic gain circuitry and prediction tables put out by the microprocessor 282 via the DAC 292 for all five data zones and all four derived phases of the optical encoder.
ENASRV: 10=Enable Servos; this routine enables the A/B servo burst fine servo process within the HDA 32.
DISSRV: 11=Disable Servos; this routine disables the A/B servo burst fine servo process within the HDA 32.
DASIZ: 12=Determine HDA Size; this routine determines and reports the data storage capacity of the HDA loaded into the base unit 12 (either 20 MB or 40 MB).
ENAGSW: 13=Enable Quad Phase Switching; this routine enables quad switching among the four phases of the optical encoder.
DISGSW: 14=Disable Quad Switching; this routine disables quad switching.
NXTGD: 15=Go To Next Quad Boundary; this routine causes the actuator to be moved to the next quad phase boundary.
SRVHD: 16=Allow Servoing on Selected Head; this routine enables the A/B fine servo bursts to be read on the data surface and location being followed by the currently selected head.
GRD: 17=Group Read; this routine returns two bytes to the controller 16. The first byte contains the contents of a group read register; and, the second byte contains the contents of a group write register. Bit positions of the group read register indicate whether the HDA is home; whether it is present; the positions of the module switches 62 and 63, the status of the eject button latch and whether a local mode jumper has been installed on the base unit, (which is used during manufacturing). Bit positions of the group write register indicate disk spinup, operation of the LED's 28 and 30, load and unload the module 12, clear the eject latch, and write enable.
GWR: 18=Group Write; this routine places the base unit 12 into a manual mode until another group write command having an argument of 255 is sent. While in the manual mode, fine servoing is disabled (providing an HDA 32 is actually powered up), and all functions supported by the group write register are entirely under manual control by issuing subsequent group write commands during a GWR sequence. Each group write command writes a value to the group write register of the base unit 12.
WDG: 19=Write Data and Protect Servo Wedge; this command places the base unit 12 in the I/O mode. Command execution causes: the fine servos to be disabled, a seek to be made to the specified track, a selection of the specified head, location of the track centerline via the A/B fine servo burst servo process, and protection of the wedge servo areas of the selected surface. At the end of command execution, the ACK(d.fwdarw.c) line is lowered, thereby indicating that the drive is ready for data write operations. This command is executed specifically pursuant to the host format track command.
WDGERA: 1A=Write Data, Protect Wedge, Enable Erase; this command is the same as the WDG command except that the erase line is active so that whatever is attempted to be written will instead be erased. This command is invoked specifically during the host erase data and host erase area commands.
RDDAC: 1B=Read DAC Value for Read Channel; this command obtains a readout of the current value set into the DAC 292 for the present track and zone. The current DAC value establishes read channel gain level.
RDAC: 1C=Write AGC DAC; this command writes a specified value to the DAC 292 and updates the table of DAC values so that every time the heads land in the current track and zone, the same DAC value will be used to set the read channel amplitude.
TRKSET: 1D=Set The Track Number; this command updates the current track counter with the specified new track number. In this manner the controller 16 may read track addresses via the data sequencer/memory controller 246 and inform the base unit 12 of the physical track number of the track actually being followed, in the unlikely event that the base unit 12 loses track of the correct track number.
UNLOAD: 1E=Unload the Fixed Disk Module; this command turns off the spindle motor 290, waits a specified number of seconds until the disks spin down and the actuator structure moves to its inner parking location and is locked by the aerodynamic latch, turns on the load/unload motor 134 for a predetermined time period and then reverses the motor 134 for a brief interval to prevent gear lockup.
LDDEF: 1F=Load HDA Using Default Parameters; this command operates the motor 134 to load the module 14, waiting 500 milliseconds after detecting "home" position before reversing the motor 134 for e.g. 50 milliseconds. Then, the spindle motor 290 is turned on, and the head actuator is moved into alignment with track zero and the A/B fine servo track following process is enabled.
RDDAT: 20=Read Data; this command places the base unit 12 in the I/O mode. The base unit disables the fine servo process, seeks to a specified track, selects a specified head, servos to track centerline using the A/B fine servo process and lowers the ACK(d.fwdarw.c) line to indicate that the HDA is ready for data read operations.
WRDAT: 21=Write Data; this command places the base unit 12 in the I/O mode. The base unit disables the fine servo process, seeks to a specified track, selects a specified head, servos to track centerline using the A/B fine servo process, enables the write gate and lowers the ACK(d.fwdarw.c) line to indicate that the HDA is ready for writing.
LOAD: 22=Load and Spinup a new HDA Module; this command loads a module 14, enables the disk spindle motor and causes the head actuator structure to seek to track zero with the A/B fine position servo process enabled.
RDNSK: 23=Read Data With No Implied Seek; this command places the base unit 12 into the I/O mode; first disables the fine servo process, selects the currently specified head and lowers the ACK(d.fwdarw.c) line to indicate ready for reading. This command is primarily used to facilitate the host read ID command.
WERA: 24=Write Data with Erase; this command places the base unit 12 into I/O mode, first disables the fine servo process, seeks to a specified track, selects a specified head, finds track center via the fine servo process, enables the write gate, enables the erase line, and lowers the ACK(d.fwdarw.c) line to indicate ready for writing. This command facilitates the host erase track command which erases an entire track including the servo burst information in the servo wedge.
BLINK: 25=Blink the LEDS 28 and 30; this command blinks the indicator LED's 28 and 30 in accordance with predetermined blink mode arguments. The lamps may be blinked alternatively, or one at a time or simultaneously, in order to enable diagnostic information feedback, as well as to communicate activity status to the user.
HOME: 26=Quick Recalibration; this command causes the drive to find the outer crash stop, step inward to the second track containing the A/B servo bursts (nominally track zero). This command is much faster than a LOAD command, and is the quickest mechanism for recovery following receipt at the controller of a RESET attention message (e.g. after a severe bump has occurred).
ENAEJT: 27=Enable Check for Eject in I/O Mode; this command is provided to enable the base unit 12 to check for eject switch actuation during the track-incrementing interrupt operational mode. It is possible to keep the base unit 12 so busy reading and writing user data that it has very little time to spend in the main servo loop which monitors the eject switch. This command forces the base unit 12 to monitor a flag set by depressing the eject button 26.
PLOAD: 28=Pulsed LOAD; this command inserts the module 14 into the base unit 12 until home position is detected; cycles the module load line controlling the load/unload motor 134 according to the arguments specified, reverses the load gears to prevent gear lockup and then turns on the spindle motor and causes a seek to track zero with fine servoing enabled. This command cycles or pulses the motor 134 to lessen the motor torque when the socket 35 of the module 14 is being pulled into plug-in engagement with the plug 120 of the base unit 12.
Each of the foregoing commands is decoded at the slave processor 282 into a program memory address value, and the routine pointed to by the address value is then called and executed, one command at a time. A command completion routine is executed at the end of each command routine execution. Only when the command completion routine has been completed does the HDA of the module 14 enter into the I/O mode.
Handshaking between the master controller 252 and slave controller 282 is coordinated by the logic levels of the two acknowledge lines of the control bus 274, for both the command sequence mode and for the I/O mode, as shown in FIG. 9. The reset line of the control bus 274 causes a non-maskable interrupt (NMI) at the slave processor 282. This NMI causes the base unit to leave the I/O mode and enter the command sequence mode. While the base unit 12 is in the I/O mode, the HDA is commanded to remain on track, and data transfers over the NRZ read data and write data lines are handled by the data sequencer/memory controller 246 via the Byte Sync line, the Address Mark Enable line, the Read Reference Clock line, the Write Clock line, the Read Gate line, the Write Gate line and the Index pulse line of the bus 272. Whenever the base unit 12 desires to obtain the attention of the controller 16, it drops the attention line.
Since the controller 16 acts as a master, and the base unit 12 acts as a slave, the controller may send a command byte to the base unit at any time. However, the base unit may send a status or data byte to the controller only after it is requested by the controller to do so. Before sending a command to the base unit 12, the controller 16 must determine if the base unit 12 is on line and ready. If the ACK (d.fwdarw.c) and attention lines are both high, the base unit 12 is not powered up, the cable 18 is not connected, or the base unit has just raised its attention line but has not yet become ready to receive a new command. If the ACK (d.fwdarw.c) line is high, and the attention line is low, the base unit 12 is busy executing a command or is executing its power on routine; when the base unit finishes, it will drop its ACK (d.fwdarw.c) line.
If the ACK (d.fwdarw.c) line is low and the attention line is high, the base unit 12 is ready for the next command and the attention flag is up. The only valid command accepted by the base unit will be "get message". If any other command is sent, the attention line will be set high once again. A subsequent "get message" will produce an "attention skipped" message. One more "get message" will retrieve the original message. After any "get message" command completes successfully, the attention line will be lowered, even if the message is "attention skipped".
If the ACK (d.fwdarw.c) line is low and the attention line is low, the base unit 12 is in its normal ready mode. There is no attention message pending and the base unit 12 is ready to receive a command from the controller 16.
Normally, when a module 14 is present in the base unit 12 and ready, the base unit 12 spends its time in a main loop supervising the A/B burst based fine position servo process and monitoring the status of the eject switch 26. After certain commands are sent, the base unit 12 will enter the I/O mode and will indicate a readiness for reading or writing user data by dropping the ACK (d.fwdarw.c) line. For all other commands, the lowered ACK (d.fwdarw.c) line signals command execution completion. The read commands which place the base unit into I/O mode are Read Data (RDDAT) and Read Data with No Implied Seek (RDNSK). The write commands which place the base unit into I/O mode are Write Data (WRDAT), Write Data and Protect Servo Wedge (WDG), and Write Data, Protect Wedge, and Erase (WDGERA).
While in the I/O mode, the current head is selected, the fine servo process is disabled with servoing performed off of the P1 and P2 phases of the encoder. If writing is being performed, a continual check is made for bumps or shocks which knock the head out of track centerline alignment. The ACK (c.fwdarw.d) line will, when pulsed (active low to high) for at least 3 microseconds, cause an interrupt to the base unit which will raise the ACK (d.fwdarw.c) line to indicate busy, select the next head (or seek to the next cylinder and select head 0), and lower the ACK (d.fwdarw.c) line to indicate ready for read/write operations. This mode greatly reduces the amount of time required to have the base unit ready to read successive tracks.
While in the I/O mode, there are two messages that can occur: "reset" and "bump". Reset will happen if the module 14 in the base unit 12 cannot stabilize during a seek to another cylinder location. Bump will occur only during a write operation and can occur as a result of a very small head movement relative to the cylinder location. The "bump" message, given only during a write operation, results in a seek back to the beginning of the sector and a rewrite of the sector. If the attention line becomes active during an I/O command, the base unit 12 is given a short NMI, followed by a Get Message (GETMSG) command to retrieve the message. If the HDA does not spin up, then an "Eject Button 26 Has Been Pressed" status byte is returned to the master processor 252.
Supervisor Command Routine 400
FIG. 10 sets forth a flow chart of a command routine 400 showing how the master microprocessor 252 sends a command to one of the slave microprocessors 282 located in a selected base unit 12. The command routine 400 is entered at an entry node 402. First, the ACK (d.fwdarw.c) line is checked to see if it is low, indicating that the slave processor is ready to receive a command. If this line is high, the program loops about the node 402 until this line is sensed as low.
If the ACK (d.fwdarw.c) line is low, the attention line is then checked at a node 406 to see if it is low. If the attention line is high, the process handles the attention line at a process 416 and exits the command routine at an exit node 418. If the attention line is low, a process node 408 is reached in which the ACK (c.fwdarw.d) line is dropped low and the first byte of the command is sent serially out over the TxD (c.fwdarw.d) line to the slave microprocessor 282. The master processor 252 then enters a logical node 410 which tests whether the ACK (d.fwdarw.c) line has gone high to signal receipt of the first byte. Until it does, the process loops about the node 410.
After the ACK (d.fwdarw.c) line has been detected as going high at the node 410, the attention line is again checked at a node 412. If the attention line is high, the process handles the attention condition at the node 416 and exits at the node 418. If the attention line is low, as tested at the node 412, the ACK (c.fwdarw.d) line is then driven high at a node 414.
A node 420 tests if there are further command bytes in this particular command to be sent. If so, the command routine returns to the node 404. If not, the command routine is exited at the exit node 418.
Slave Command Response Processes
FIGS. 11A, 11B, 11C, and 11D flowchart the command response processes executed by the slave microprocessor 282 in response to each command sent by the master microprocessor 252. FIG. 11A sets forth a receive command process 422.
The command receive process 422 is entered at an entry node 424. The first step in this process 422 is to set the attention line low, and this is accomplished at a process node 426. A logical node 428 tests whether there are parity or overrun errors. If so, a branch is made to a node 454 which sets the attention line high, which sets the ACK (d.fwdarw.c) line high and which sets the parity message. The command receive process is then exited at an exit node 456.
If there are no parity or bit overrun errors as tested at the node 428, a process node 430 then obtains the command byte and stores it in a regiser. It then decodes the first byte and determines from a lookup table the length in bytes of this particular command. Next, a logical node 432 determines whether an attention message is waiting. If not, a process node 434 sets the ACK (d.fwdarw.c) line to a high level, and a logical node 436 then determines if further bytes are to be received in the present command sequence. If there are further bytes to be obtained, a logical node 438 tests if the ACK (c.fwdarw.d) line is high. If it is not high, the process waits at this logical node 438 until it is low. Once the ACK (c.fwdarw.d) line is found to be high, then the ACK (d.fwdarw.c) line is lowered at a process node 440. A logical node 442 determines if the next byte is available and waits until it is. Once the next byte is available, a process node 444 obtains the byte and stores it in a register. The logical node 446 is then entered for to determine if a parity or overflow error has occurred. If so, the node 454 is entered. If not, a return is made to the process node 434, and this loop is repeated until all bytes of the command sequence have been received and stored.
When all of the command sequence bytes have been received, an execute command routine 448 is entered. When it is completed, a return is made, and the process is exited at the exit node 456.
The execute command routine 448, FIG. 11B, is entered at an entry point 458. A process node 460 performs preliminary command processing, such as generating and putting out to the loaded HDA 32 the signals needed to move its actuator structure to a destination cylinder location and to switch to the desired head in order to select a data track. A logical node 462 then tests if there are any bytes to be sent to the supervisory processor 252. If not, then a logical node 464 tests if there are any data bytes to be received from the controller processor 252.
If, as a result of command execution, there are data bytes to be received from the controller board 16, a receive data bytes routine 466 is called. Correspondingly, if there are data bytes to be sent to the controller, a send data bytes routine 468 is called. If there are neither bytes to send nor receive, a process block 470 is entered which performs any final command processing. Once command execution is completed, a process node 472 sets the ACK (d.fwdarw.c) line to a logical low value and the command execution routine is exited at an exit node 474, which causes a return to the receive command routine 422 and an immediate exit at its exit node 456.
The receive data byte routine 466, FIG. 11C, is entered at an entry point 476. A process node 478 sets the ACK (d.fwdarw.c) line high. A logical node 480 monitors the ACK (c.fwdarw.d) line and waits until it has become high. A logical node 482 tests whether any more bytes are to be received. If not, this routine is exited at an exit node 490. If so, a logical node 484 waits until the next byte is available. A process step 486 then obtains the byte and stores it in a register and then sets the ACK (d.fwdarw.c) line to logical low. A logical node monitors the ACK (c.fwdarw.d) line and when it becomes low, a return is made to the step 478. The receive data bytes routine 466 is repeated until all of the data bytes have been received and loaded into appropriate storage registers of the slave microprocessor 282.
The send data bytes routine 468, FIG. 11D, begins at an entry point 490. A process node sets the ACK (d.fwdarw.c) line to a high level, and a logical node 494 tests whether any additional data bytes are to be sent. If not, this routine is exited at an exit node 506. If so, a logical node 496 monitors the ACK (c.fwdarw.d) line until it becomes logical high. When that happens, a process block 498 sends the next data byte awaiting transmission to the master processor 252. A logical node 500 monitors the ACK (c.fwdarw.d) line until it goes low, whereupon the ACK (d.fwdarw.c) line is set low at a process block 502. A logical node 504 monitors the ACK (c.fwdarw.d) line and returns process flow to the block 492 when this line goes high. The send data bytes routine 468 is repeated until all of the data bytes have been sent to the master microprocessor 252. The following hexadecimal listing is in the Tektronics format and is resident within the firmware ROM 266 of the adaptor unit 16. ##SPC1##
Having thus described an embodiment of the invention, it will now be appreciated that the objects of the invention have been fully achieved in realizing a removable and transportable hard disk subsystem for use with one or more host computers, and it will be understood by those skilled in the art that many changes in construction and widely differing embodiments and applications of the invention will suggest themselves without departing from the spirit and scope of the invention. The disclosures and description herein are purely illustrative and are not intended to be in any sense limiting.
Claims
We claim:
1. Apparatus for controlling a disk drive data storage subsystem for use with a computing system, said data storage subsystem including a controller unit enabling connection of said subsystem to data, address and control buses of a host computing system, at least one base unit connected to said controller unit by a single cable, and a removable data storage module for plug-in connection with said base unit, said module including: an enclosed module frame having a multi-contact plug-in connection means at a back endwall thereof, an enclosed head and disk assembly shock mounted within said enclosed module frame and including a base, a spindle motor attached to the base for rotating at least one data storage disk at a predetermined angular velocity in response to disk rotation signals, and an electromechanical head transducer actuator structure for positioning at least one data transducer head at selected ones of multiple concentric data tracks of a data storage surface in response to track seeking signals and for maintaining the transducer head in alignment with a selected data track in response to track following signals, and wherein track location head positioning information generated within said assembly includes track following servo information prerecorded on the disk data storage surface and is readable in time-sampled arrangement by the data transducer head, the base unit including: a base unit frame defining an interior space for receiving said module therein, and multi-contact plug in connection means for mating with said plug-in connection means of said module when it is received therein, base unit programmed microprocessor means connected through said plug-in connection means to said actuator structure and responsive to said track following servo information for commanding said structure to seek to a particular track location during track seeking and for commanding said structure to follow a particular track during track following, the controller unit including: host bus interface means for receiving commands and blocks of user data from said computing system via its buses and for sending subsystem status and blocks of user data from said storage disk of a said module to said computing system via its buses, cache memory means for caching user data blocks received from and sent to said host computing system via said host bus interface means, user data signal and clock path means between said controller unit and said base unit via said cable, sequencer means connected through said user data signal and clock path means to said base unit for transferring blocks of user data between said cache memory means and said storage disk, cache memory controller means for controlling addressing of said cache memory means, controller microprocessor means connected to supervise said host bus interface means, said sequencer means, said cache memory controller means and said base unit microprocessor means in response to commands received from said host computing system via said buses and said host bus interface means, serial command and data path means directly connected between said base unit microprocessor means and said controller microprocessor means via said cable, said controller microprocessor means being programmed to generate head positioning command bytes and send said operational commands comprising command bytes to said base unit programmed microcontroller means via said serial command and data path means in response to commands received from said host computing system, said base unit microprocessor means being programmed to receive and acknowledge each command byte, decode and execute each operational command, and report status information to said controller microprocessor means via said serial command and data path means.
2. The apparatus set forth in claim 1 wherein said base unit is installable entirely within a well of the computer nominally allotted to receive a 51/4 inch half height disk drive and wherein said head and disk assembly comprises a micro-Winchester head and disk assembly.
3. The apparatus set forth in claim 2 wherein said micro-Winchester head and disk assembly comprises a base casting and a cover for enclosing and sealing an interior space defined by said base casting, a direct drive, D C brushless spindle motor mounted within an opening defined through a bottom wall of the base casting and connected to a speed control spindle motor driver and regulator circuit heat sumped to said base casting, at least one data storage disk mounted to and rotated by said spindle motor, a rotary voice coil head transducer arm actuator structure mounted to said base casting for moving plural head transducers among selected ones of multiple data track cylinder locations defined on storage surfaces of said disk, optical position encoder means having a moving scale attached to said actuator structure and connected to encoder circuitry, head transducer preamplifier and select circuitry connected to said plural head transducers; and, wherein electrical conductor paths lead from said assembly are collected along a single sidewall thereof.
4. The apparatus set forth in claim 1 wherein the base unit includes an electromechanical load/unload mechanism for mechanically loading, and unloading the disk module.
5. The apparatus set forth in claim 4 wherein the base unit comprises sensing means for sensing when a module has been partially loaded into the base unit and wherein the base unit microprocessor is programmed to report the sensed presence of the module to the controller microprocessor via the serial command and data path means and is further programmed to operate the electromechanical load/unload mechanism in response to commands generated by the controller microprocessor and sent to the base unit microprocessor means via the serial command and data path means.
6. The apparatus set forth in claim 4 wherein the load/unload mechanism is formed in a single sidewall of the base unit.
7. The apparatus set forth in claim 6 wherein the load/unload mechanism comprises a bidirectionally rotatable brushed DC motor axially aligned with the longitudinal axis of the said single sidewall, a worm driven by the DC motor, a spur gear transmission mounted to the sidewall and including a worm gear and a pinion, and a rack slideably moveable along a race aligned with the longitudinal axis of the sidewall, the rack for driving releasable engagement means for pulling the module into the base unit during a load operation and eject means for pushing the module out of the base unit during an unload operation.
8. The apparatus set forth in claim 7 wherein the module defines a latch recess formed in a sidewall of the module oppositely facing the sidewall of the base unit containing the load/unload mechanism, and wherein the releasable engagement means of the load/unload mechanism comprises a spring loaded latch pivotally mounted to the rack and having a follower wheel for following a race defined along the inside surface of the said sidewall, the latch having at least one extensible protrusion for engaging said recess formed in the oppositely facing sidewall of the module, the latch protrusion being automatically retracted by a retraction pin when the rack is positioned at a forwardmost position of its travel and the latch protrusion being extended so as to enter the recess and thereupon engage the module when the rack moves the latch rearwardly away from the retraction pin.
9. The apparatus set forth in claim 7 wherein said DC motor is located at a rear end portion of said single sidewall and overhangs slightly into the interior space available for said module, and wherein the frame of said module defines a recess in a rear end portion of sidewall oppositely facing said single sidewall of said base unit for accommodating the overhang of said DC motor.
10. The apparatus set forth in claim 1 wherein said track location head positioning information includes information generated by an optical position encoder having a moving scale attached to said actuator structure for generating plural optical phase information to said base unit microprocessor, and said base unit microprocessor is programmed to process said plural optical phase information to carry out track seeking and track following.
11. The apparatus set forth in claim 10 wherein said servo information recorded on the data surface comprises a single sector containing thermal drift compensation information.
12. The apparatus set forth in claim 1 comprising two base units directly connected by said cable to said controller unit and wherein said controller microprocessor is programmed to supervise the base unit microprocessors of said base units via said serial command and data path means.
13. The apparatus set forth in claim 1 wherein said module comprises a generally rectangular box shaped housing having a front wall, a rear wall, two opposite sidewalls, a top cover and a bottom cover; the module further comprising sidewall shock mounts including visco-elastic copolymer pads for mounting the head and disk assembly to the opposite sidewalls of the housing.
14. The apparatus set forth in claim 13 wherein said module further comprises a plurality of shock mount pads compressibly sandwiched between each of the top cover and the head and disk assembly, and the bottom cover and the head and disk assembly.
15. The apparatus set forth in claim 1 wherein said head and disk assembly includes a plurality of disks, at least one of which is a data storage disk and an aerodynamically powered release latch mechanism including an airvane movably mounted to a base of the assembly and moveable in an airflow region between two of the disks; including a spring for biasing the airvane against the direction of airflow; and, further including a latch for releasably engaging the transducer actuator structure of said assembly at a head parking position in the absence of sufficient airflow generated by disk rotation to overcome the bias force of the spring.
16. The apparatus set forth in claim 15 comprising switching circuitry for switching kinetic electrical energy generated by a spindle motor due to rotation of said disks to move said actuator to said head parking position in the event that power is removed from said module.
17. The apparatus set forth in claim 1 wherein said module includes user operable module switch means for selecting said module as a boot device for said host computing system, thereby enabling download from said module of a disk based operating system to said host computing system whenever the host computing system is reset, and wherein said base unit includes switch sense means for sensing the position of the module switch means and wherein its said base unit microprocessor means is programmed to report the sensed position of the module switch means to the controller microprocessor via the serial command and data path means.
18. The apparatus set forth in claim 1 wherein said module includes user operable module switch means for indicating the user's desire to prevent data writing operations to occur at the module, and wherein said base unit includes switch sense means for sensing the position of the module switch means and wherein its said base unit microprocessor means is programmed to report the sensed position of the module switch means to the controller microprocessor via the serial command and data path means.
19. The apparatus set forth in claim 1 wherein said serial command and data path means between said base unit microprocessor means and said controller microprocessor means via said cable comprises a controller to base unit serial data transmit line, a base unit to controller serial data transmit line, a controller to base unit acknowledge line, a base unit to controller acknowledge line and an attention line and wherein command and status data bytes are passed over said transmit lines as coordinated by signals presented on said acknowledge lines.
20. The apparatus set forth in claim 1 wherein said base unit microprocessor means is programmed to operate in a command mode in order to receive and act upon command bytes received from said controller microprocessor means and is programmed to operate in an input/output mode in which it commands the actuator to follow a data track during data transfers to and from the storage surface.
21. The apparatus set forth in claim 20 wherein said base unit microprocessor means is programmed to respond while in input/output mode to a signal sent by the controller microprocessor via the serial command and data path means by advancing the assembly to the next track location by commanding one of a head select in the event that there are multiple data transducer heads in the module and a one track seek operation without leaving the input/output mode of operation.
Patent Citations (1)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US4979054 | 1990-12-01 | McCullough et al. |