US 5,028,549 AGrant
Etched Back Edge Isolation Process for Heterojunction Bipolar Transistors
Issue Date:1991-07-02
•4 Claims
•2 Drawing Sheets
Abstract
A method of isolating individual heterojunction bipolar transistors (HBTs) on a wafer increases the current gain which can be obtained when using proton implantation to isolate the transistor. The photoresist pattern which is used to cover the transistor location during isolation implantation is undercut when etching the cap layer. A dielectric is then deposited on the etched surface, including the undercut portion. The photoresist is lifted off and an HBT is fabricated on the wafer in the area which is not covered by the dielectric. The dielectric on the undercut portion confines the emitter current to a region slightly removed from the isolation implant and provides improved current gain.
Metadata
Assignee
- Rockwell International
Inventors
- Mau-Chung F. Chang
- Peter M. Asbeck
Application Information
Application Number:US 3354776
Filing Date:1989-04-10
Priority Date:1989-04-10
Art Unit:114
Classifications
IPC:
H01L 21265
Field of Search:
43714816;24;67;33;203;31DIG. 11 H;DIG. 10
Patent Drawings (2 sheets)
Description
Background of the Invention
This invention relates to the field of solid state electronics and particularly to a process for making heterojunction bipolar transistors (HBTs) on a semiconductor wafer.
HBTs are fabricated on wafers having a layered structure which forms the heterojunction(s) and the p-n junctions of the transistor. This layered structure is produced during growth of the wafer using processes such as molecular beam epitaxy (MBE) and metal organic chemical vapor deposition (MOCVD).
In order to provide an integrated circuit incorporating the HBTs, it is necessary to isolate the individual HBTs from each other and from other devices on the wafer. In order to provide high fan-out, low power, and high accuracy HBT integrated circuits, it is necessary to use isolation processes which do not greatly reduce the current gain of the transducers. A process which has proven useful to isolate individual circuit elements is the implantation of protons in the material surrounding the circuit element. However, the isolation implant reduces the current gain of the HBT, and there is a continuing need to improve the process and minimize the reduction in current gain caused by the isolation implant.
Summary of the Invention
It is an object of the invention to provide an improved process for isolating HBTs in integrated circuits.
It is an object of the invention to provide HBTs having a high current gain in an integrated circuit.
According to the invention, a photoresist pattern is formed on the cap layer of a heterojunction bipolar semiconductor wafer. The photoresist covers the locations for the HBTs and any other locations which need protection from the isolation implantation. Protons are then implanted into uncovered portions of the wafer to isolate the HBTs from the rest of the wafer.
The cap layer is etched away using the existing photoresist layer to protect and to retain the cap layer in the HBT locations. However, an etching process is used which undercuts the periphery of the photoresist pattern. This is an important step in the process because it allows dielectric to be deposited in an edge around the HBT location which has not been damaged by the isolation implant. A dielectric such as SiO.sub.2 or Si.sub.3 N.sub.4 is then deposited on the etched and the undercut portions of the wafer.
The photoresist and its overlying dielectric is lifted off, thus leaving HBT locations on the wafer which are covered with a cap layer, but are not covered by dielectric. Because the photoresist was undercut during etching, these HBT locations are spaced a short distance from material which has been damaged by the isolation implant. The transistor (emitter, base, and collector) are fabricated in these locations using prior art processes.
The dielectric, which surrounds the HBT on the surface of the wafer, confines the emitter current to semiconductor material which is slightly removed from the implant-damaged material. HBTs made according to the invention had significantly higher current gains than similar HBTs which were not spaced away from the isolation implanted material.
Brief Description of the Drawings
FIGS. 1-5 illustrate steps in the process of fabricating a heterojunction bipolar transistor (HBT) according to the invention; and
FIG. 6 is a graph comparing the current gain of HBTs produced according to the prior art with the current gain of HBTs produced according to the invention.
Description of the Preferred Embodiment
FIG. 1 shows a heterojunction bipolar wafer 2 being subjected to a proton implantation process 4. Wafer 2 has a single heterojunction 6 between GaAs 8 and AlGaAs 10. Because GaAs 8 has p-type conductivity and the adjacent AIGaAs 10 has n-type conductivity, heterojunction 6 is also a p-n junction. A second p-n junction 12 is formed below heterojunction 6 by appropriate doping of GaAs 8. Such a heterojunction bipolar wafer 2 can be formed using known growth technologies such as molecular beam epitaxy (MBE) or metal organic chemical vapor deposition (MOCVD). Cap layer 14 is formed on top of wafer 2 to facilitate making ohmic contact to an emitter. Cap 14 is a thin layer of n.sup.+ -type conductivity material such as GaAs or InAs as is known in the prior art.
Photoresist pattern 16 is formed on cap 14 to define the location of an individual HBT on the wafer. It shields this location from proton implantation 4 which is used to provide electrical isolation of the HBT. The term proton is used to include sources such as H, He, B, and O.sub.2. The protons create a zone 18 of damaged material around the HBT location. Its depth within wafer 2 is determined by the energy used to implant the protons, as is known in art.
FIG. 2 shows the wafer after cap layer 14 has been etched off in these areas which have not been protected by photoresist pattern 16. This etching step is a self-aligned process because it uses the same photoresist pattern 16 which was used to locate isolation implant 4. A selective etchant is used which stops after reaching the AlGaAs layer 10 below cap layer 14. The etchant is also capable of undercutting photoreist 16 adjacent its periphery. This leaves an exposed rim or edge 20 of the wafer which has not been damaged by proton implant 16. Edge 20 completely surrounds the HBT location. In the example shown in FIG. 2, the edge 20 of undamaged material is spaced a distance 21 of about 0.3 um from implanted zone 18.
Reactive ion etching (RIE) has been used as the selective etchant to remove cap layer 14 and undercut photoresist 16. This is a prior art dry etching technique in which the material to be etched is exposed to a plasma which can then react with and etch the material. In this example, the cap was removed and the photoresist was undercut using a CCl.sub.2 Fl.sub.2 /He.sub.2 plasma in a reactive ion etching process. However, other etchants which etch only the cap layer and which undercut the photoresist can be used.
After etching the exposed cap layer and undercutting the photoresist, a dielectric 22 is deposited over layer 10 as shown in FIG. 3. This is also a self-aligned process because existing photoresist pattern 16 is used to define the location of dielectric 22 on wafer 2. Photo-CVD (chemical vapor deposited) SiO.sub.2 deposited at 75.degree. C. has been used to deposit SiO.sub.2 dielectric 22. Other dielectrics such as Si.sub.3 N.sub.4 and other processes for depositing dielectrics can be used.
Photoresist 16 with its overlying dielectric 22 is lifted off the wafer. This leaves cap layer 14 covering HBT location 24 and dielectric 22 covering the rest of the wafer as shown in FIG. 4. The invention has now prepared the wafer so that it is ready to be processed into a HBT in accordance with prior art or other techniques. This involves additional photoresist patterning, etching, and metal deposition to form an emitter 26, base 28, and collector 30 on suitable layers of the wafer, as shown in FIG. 5. See for example "AIGaAs/GaAs Heterojunction Bipolar Transistor Circuits with Improved High-Speed Performance" by M-C F. Chang et al in ELECTRONICS LETTERS 23 Oct 1986, Vol. 22, No. 22, pp. 1173-1174.
In HBTs made according to the invention, the emitter current is confined to a region slightly removed from the implant damaged area. Consequently, they have higher current gains than comparable prior art HBTs which do not have such separation. This is shown in FIG. 6 which is a plot of the evident current gain, beta, vs emitter length, L, (both plotted as reciprocals). HBTs made according to the invention with etched-back edge isolation (curve 32) had higher current gain than the prior art HBTs. The higher current gain obtainable by this invention is particularly useful for HBTs used in analog/digital applications and in digital circuits.
Numerous variations can be made without departing from the invention. Group III-V semiconductor compounds other than GaAs can be used. Double heterojunction structures can be used and either p-n-p or n-p-n bipolar transistors can be fabricated. Accordingly, it should be understood that the form of the invention described above is illustrative and is not intended to limit the scope of the invention.
Claims
What is claimed is:
1. A method for isolating a heterojunction bipolar transistor (HBT) on a semiconductor wafer, comprising: providing a heterojunction bipolar semiconductor wafer having a cap layer; forming a photoresist pattern on the cap layer comprising photoresist which covers a location for an HBT on the wafer; implanting protons into the uncovered portion of the wafer to isolate the HBT location from the rest of the wafer; etching the uncovered cap layer and the portion of the covered cap layer adjacent to the periphery of the photoresist to undercut the photoresist and to provide a mesa cap for the HBT; depositing dielectric on the etched and the undercut portions of the wafer; lifting off the photoresist and its overlying dielectric; and providing an emitter, base, and collector for the HBT within the portion of the wafer that is not covered by the dielectric, whereby the pheripheral edge of the HBT is spaced from the isolation implanted area of the wafer.
2. The method as claimed in claim 1 wherein the step of depositing dielectric comprises depositing photo-CVD SiO.sub.2 at a temperature of about 75.degree. C.
3. The method as claimed in claim 1 wherein the step of depositing dielectric comprises depositing Si.sub.3 N.sub.4.
4. The method as claimed in claim 1 wherein the step of etching the cap layer comprises reactive ion etching the cap layer using a CCl.sub.2 Fl.sub.2 /He.sub.2 plasma.
Patent Citations (7)
Non-Patent Literature (2)
- Howes, M. J. Morgan Div.; Gallium Arsenide, Materials Devices and Circuits; John Wiley and Sons, 1985, pp. 156-157, 276-279.
- "Low Temperature Photo-CVD Oxide Processing for Semiconductor Device Applications," J. W. Peters; IEDM Processings, Washington, D.C. (1981)