US 4,855,869 AGrant
Chip Carrier
Issue Date:1989-08-08
•20 Claims
•1 Drawing Sheets
Abstract
A chip carrier including a substrate having a plurality of pads formed on the upper and lower surfaces thereof and wirings to connect the pads. The chip carrier also includes an integrated circuit chip having a plurality of leads connected to corresponding ones of the pads. A first metal frame is included which is soldered to the upper surface of the substrate so as to surround the integrated circuit chip. The chip carrier also includes a second metal frame which is seam-welded to the upper end of the first metal frame so as to surround the integrated circuit chip and a plate is soldered to the upper end of the second metal frame so as to cover the integrated circuit chip.
Metadata
Assignee
- NEC Corporation
Inventor
- Mutsuo Tsuji
Application Information
Application Number:US 0982180
Filing Date:1987-09-18
Priority Date:1986-09-19
Art Unit:214
Classifications
IPC:
H05K 720
Field of Search:
1651743573612980;18516 HS;52 S81;79386-389;414832;840;843
Patent Drawings (1 sheets)
Description
Background of the Invention
The invention relates to a chip carrier.
An example of prior art chip carriers is shown in FIG. 4 of U.S. Pat. No. 4,652,970. In the carrier shown in the U.S. Patent, a substrate 31 and a cover 33 are fixed to side surfaces of the substrate 31 by an epoxy adhesive 36. The sealing with such a resin type adhesive as the epoxy adhesive, however, is inferior in reliability, and a chip 32 mounted within the carrier is susceptible to the influence of the environment surrounding the carrier. Further, the peripheral dimension of the substrate 31 and the inner diameter of the cover 33 are required to have an extremely high precision. This normally requires a high level processing technique which thereby inevitably increases the cost.
Summary of the Invention
According to an aspect of the invention, there is provided a chip carrier which comprises: a substrate having a plurality of pads formed on the upper and the lower surfaces thereof and wirings connecting the pads; an integrated circuit chip having a plurality of leads connected to corresponding ones of the pads; a first metal frame fixed to the upper surface of the substrate so as to surround the chip; a second metal frame fixed to the upper end of the first metal frame so as to surround the chip; and a plate fixed to the upper end of the second metal frame so as to cover the chip.
Brief Description of the Drawings
Other features and advantages of the invention will be made more apparent by the detailed description hereunder when taken in conjunction with the accompanying drawings in which:
FIG. 1 is a cross-sectional view of a first embodiment of the invention; and
FIG. 2 is a cross-sectional view of a second embodiment of the invention.
In the drawings, the same reference numerals represent the same structural elements.
Detailed Description of the Preferred Embodiments
Referring now to FIG. 1, a first embodiment of the invention comprises a ceramic substrate 1, an integrated circuit (IC) chip 9 mounted on the substrate 1, and a cap 14.
Pads 2 and 3 are formed on the upper surface and the lower surface of the substrate 1, respectively. Conductive wirings 4 for electrically connecting the pads 2 and the pads 3 are formed. A first metal frame 5 made of a metal material suitable for seam-welding such as kovar including iron, nickel and cobalt as principal components is fixed on the upper surface of the substrate 1 by an adhesive 6 such as the silver solder so as to surround the chip 9. The portion on the substrate on which the metal frame 5 is to be fixed is metalized in advance. The chip 9 is mounted on the upper surface of the substrate 1 in face-down configuration, and leads 10 of the chip 9 are connected to the pads 2. A cap 14 comprises a plate 11 made of a thermally conductive material, such as copper (Cu)/tungsten (W) and BeO, and a second metal frame 13 fixed with an adhesive 12 such as the silver solder to the peripheral portions of the plate 11. The plate is connected to the chip 9 by an adhesive 15 of the epoxy group containing silver powder having an excellent thermal conductivity. The frame 13 is fixed to the frame 5 by the seam-welding so that the chip 9 is sealed within a space defined by the plate 11, the frames 13 and 5 and the substrate 1.
The method of assembling the embodiment will now be described. The frame 5 is fixed to the substrate 1 by the silver solder 6 while the frame 13 is fixed to the plate 11 by the silver solder 12. The leads 10 are connected to the pads 2 on the upper surface of the substrate 1 by thermocompression bonding. The chip 9 and the plate 11 are then fixed by the adhesive 15. Finally, the frames 5 and 13 are connected by the seam-welding.
Referring next to FIG. 2, a second embodiment of the invention has the same structure as the first embodiment except that a spacer 7 made of silicone rubber or the like is provided between the chip 9 and the substrate 1.
The method of assembling the embodiment will be described hereunder.
The first metal frame 5 is fixed to the substrate 1 by the silver solder 6 while the second metal frame 13 is fixed to the plate 11 by the silver solder 12. Then, the spacer 7 is fixed to the upper surface of the substrate by an adhesive 8a of the silicone group. The chip 9 is fixed to the upper surface of the spacer 7 by an adhesive 8b of the silicone group 8b. Then, the leads 10 of the chip 9 are connected to the pads 2 on the upper surface of the substrate by the thermocompression bonding. The chip 9 and the plate 11 are secured more firmly than in the first embodiment because of the spacer 7 inserted between the chip 9 and the substrate 1.
As described in detail in the foregoing, since the chip carrier of the invention is sealed by the use of the soldering and the seam-welding, highly reliable sealing can be achieved. The dimensional precision required for the substrate and the first metal frame 5, on the other hand, becomes less stringent.
While this invention has been described in conjunction with the preferred embodiments thereof, the invention is not limited thereto as it is possible for those skilled in the art to put this invention into practice in other embodiments that come within the scope of the claims.
Claims
What is claimed is:
1. A chip carrier comprising: a substrate having a plurality of pads formed on the upper and lower surfaces thereof and wirings to connect said pads; an integrated circuit chip having a plurality of leads connected to corresponding ones of said pads on said upper surface of said substrate; a first metal frame soldered to the upper surface of said substrate so as to surround said integrated circuit chip; a second metal frame having an upper end and a lower end, said lower end of said second metal frame seam-welded to the upper end of said first metal frame so as to surround said integrated circuit chip; and a plate having a bottom surface, said plate soldered only at a portion of said bottom surface to the upper end of said second metal frame so as to cover said integrated circuit chip.
2. The chip carrier as set forth in claim 1, further comprising: a spacer inserted between said integrated circuit chip and the upper surface of said substrate.
3. A chip carrier as set forth in claim 1, wherein said first metal frame is made of material suitable for seam-welding, and wherein said plate is made of a thermally conductive material.
4. The chip carrier as set forth in claim 1, wherein said first metal frame is made from a material including iron, nickel and cobalt.
5. The chip carrier as set forth in claim 1, wherein said plate is made of a material including at least one of copper, tungsten and BeO.
6. The chip carrier as set forth in claim 1, wherein said upper end of said second metal frame is soldered to peripheral portions of said bottom surface of said plate.
7. The chip carrier as set forth in claim 1, wherein said first metal frame is soldered to the upper surface of said substrate with silver solder, and wherein said upper end of said second metal frame is soldered to peripheral portions of said bottom surface of said plate with silver solder.
8. The chip carrier as set forth in claim 1, wherein said plate is adhesively secured to said integrated circuit chip by an adhesive that is thermally conductive, and wherein said plurality of leads of said integrated circuit chip are connected to said corresponding pads by thermocompression bonding.
9. The chip carrier as set forth in claim 8, wherein said plate is adhesively secured to said integrated circuit chip by an adhesive of the epoxy group.
10. The chip carrier as set forth in claim 9, wherein said first metal frame is made of a material suitable for seam-welding, and wherein said plate is made of a thermally conductive material.
11. The chip carrier as set forth in claim 10, wherein said adhesive of the epoxy group includes silver powder.
12. The chip carrier as set forth in claim 2, wherein said spacer is made of a silicone rubber.
13. The chip carrier as set forth in claim 12, wherein said spacer is adhesively secured to said upper surface of said substrate, and wherein said integrated circuit chip is adhesively secured to the upper surface of said spacer.
14. The chip carrier as set forth in claim 13, wherein said spacer is adhesively secured to said upper surface of said substrate and the upper surface of said spacer is adhesively secured to said integrated circuit chip by an adhesive of the silicone group.
15. The chip carrier as set forth in claim 2, wherein said first metal frame is made of material suitable for seam-welding, wherein said plate is made of a thermally conductive material, wherein said plate is adhesively secured to said integrated circuit chip by an adhesive that is thermally conductive, wherein said plurality of leads of said integrated circuit chip are connected to corresponding said pads on said upper surface of said substrate by thermocompression bonding, and wherein said spacer is adhesively secured to the upper surface of said substrate and said integrated circuit chip is adhesively secured to the upper surface of said spacer.
16. The chip carrier as set forth in claim 2, wherein said first metal frame is soldered to the upper surface of said substrate with silver solder, and wherein said upper end of said second metal frame is soldered to peripheral portions of said bottom surface of said plate with silver solder.
17. A method of forming a chip carrier comprising the steps of: providing a substrate having a plurality of pads formed on the upper and lower surfaces thereof and wirings to connect said pads; providing an integrated circuit chip having a plurality of leads; connecting said plurality of leads of said integrated circuit chip to corresponding ones of said pads on said upper surface of said substrate; surrounding said integrated circuit chip with a first metal frame soldered to said upper surface of said substrate; surrounding said integrated circuit chip with a second metal frame, said second metal frame having an upper end and a lower end, said lower end of said second metal frame seam-welded to the upper end of said first metal frame; and covering said integrated circuit chip with a plate, said plate having a bottom surface, said plate soldered only at a portion of said bottom surface to the upper end of said second metal frame.
18. The method of forming a chip carrier as set forth in claim 17, further comprising the step of: inserting a spacer between said integrated circuit chip and said upper surface of said substrate.
19. The method of forming a chip carrier as set forth in claim 18, further comprising the steps of: adhesively securing said plate to said integrated circuit chip by an adhesive that is thermally conductive; adhesively securing said spacer to said upper surface of said substrate; adhesively securing said integrated circuit chip to the upper surface of said spacer; and wherein said plurality of leads of said integrated circuit chip are connected to corresponding said pads on said upper surface of said substrate by thermocompression bonding.
20. The method of forming a chip carrier as set forth in claim 19, wherein said spacer is adhesively secured to said upper surface of said substrate and is adhesively secured to said integrated circuit chip by an adhesive of the silicone group, wherein said first metal frame is soldered to the upper surface of said substrate with silver solder, wherein said upper end of said second metal frame is soldered to peripheral portions of said bottom surface of said plate with silver solder, and wherein said plate is adhesively secured to said integrated cicuit chip by an adhesive of the epoxy group.
Patent Citations (18)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US3777220 | 1973-12-01 | Tatsuko et al. | |
| US3993123 | 1976-11-01 | Chu et al. | |
| US4093971 | 1978-06-01 | Chu et al. | |
| US4109707 | 1978-08-01 | Wilson et al. | |
| US4110549 | 1978-08-01 | Goetzke et al. | |
| US4231154 | 1980-11-01 | Gazdik et al. | |
| US4245273 | 1981-01-01 | Feinberg et al. | |
| US4398208 | 1983-08-01 | Murano et al. | |
| US4498122 | 1985-02-01 | Rainal | |
| US4509096 | 1985-04-01 | Baldwin et al. | |
| US4546410 | 1985-10-01 | Kaufman | |
| US4628990 | 1986-12-01 | Hagihara et al. | |
| US4644385 | 1987-02-01 | Nakanishi et al. | |
| US4652970 | 1987-03-01 | Watari et al. | |
| US4709301 | 1987-11-01 | Yamagati | |
| US4744007 | 1988-03-01 | Watari et al. | |
| JPX225656 | 1983-12-01 | ||
| JPX44854 | 1984-03-01 |
Non-Patent Literature (5)
- Chu, IBM Technical Disclosure Bulletin, vol. 8, No. 11, Apr. 1966, "Counter-Flow Cooling System", p. 1692.
- Doo et al, IBM Technical Disclosure Bulletin, vol. 20, No. 4, Sep. 1977, "Method of Effective Cooling of a High Power Silicon Chip", pp. 1436-1437.
- Hwang et al, IBM Technical Disclosure Bulletin, vol. 20, No. 11A, Apr. 1978, "Conduction Cooling Module", pp. 4334-4335.
- Chu et al, IBM Technical Disclosure Bulletin, vol. 21, No. 6, Nov. 1978, "Solid Encapsulated Module", pp. 2435-2436.
- Older et al, Non-Hermetic Packaging Techniques for Hybrids, Jun. 1979, pp. 137-139.