US 4,736,239 AGrant
Image Storage Using Separately Scanned Wideband and Narrowband Variables
Issue Date:1988-04-05
•19 Claims
•16 Drawing Sheets
Abstract
Computer main memory is used for storing relatively densely sampled wideband video information concerning a television display and for storing relatively sparsely sampled narrowband video information concerning the same television display. The relatively densely sampled wideband video information is read out in substantially real time from computer main memory during line trace intervals in the television display. The relatively sparsely sampled narrowband video information is read out of computer main memory in advanced and compressed time during selected line retrace intervals in the television display. The wideband video information may be luminance information; and the narrowband video information chrominance information.
Metadata
Assignee
- RCA Corporation
Inventors
- David L. Sprague
- Nicola J. Fedele
- Lawrence D. Ryan
- Robert A. Dischert
Application Information
Application Number:US 0208434
Filing Date:1987-03-02
Priority Date:1986-10-14
Art Unit:262
Classifications
IPC:
H04N 964
Field of Search:
35834012;13;21 R;22;14703;798;799
Patent Drawings (16 sheets)
Description
Brief Description of the Drawing
FIG. 1 is a schematic diagram of a television display system which includes chroma resampling apparatus and embodies the invention.
FIG. 2 is a schematic diagram of a basic interpolator block, used as a building block in interpolators that may be used in implementing the FIG. 1 television display system.
FIGS. 3 and 4 are schematic diagrams of two interpolators, each constructed using one or more FIG. 2 basic interpolator blocks, and each applicable for use in the FIG. 1 television display system.
FIG. 5 is a schematic diagram of video random-access memory architecture used in the FIG. 1 television display system.
FIG. 6 is a schematic diagram of circuitry for generating the serial output port addressing for the FIG. 5 memory architecture.
FIG. 7 is a schematic diagram of alternative chroma resampling apparatus to replace that shown in FIG. 1.
FIG. 8 is a schematic diagram of a modification that can be made to either the FIG. 1 or the FIG. 7 television display system, to provide for rate-buffering of luminance information read out of VRAM in further embodiments of the invention.
FIGS. 9-16 are diagrams of how VRAM rows can be packed with image data in accordance with the invention.
FIGS. 17-20 are schematic diagrams of circuits for controlling the transfer of chrominance data from VRAM to the chrominance resampling apparatus in different particular embodiments of the FIG. 1 television display system.
Detailed Description of the Preferred Embodiment
FIG. 1 shows a television display system which converts television imagery, stored in compressed form on a compact disc, to a real-time display. A compact disc player 2 supplies the television imagery in coded form to a drawing processor 3. (Another data source, such as a Winchester disc, may be used instead of compact disc player 2.) The imagery coding is designed to describe differences of a current image from recent images already reconstructed and stored in the image memory portions of a video random-access memory (or VRAM) 4, to lessen redundancy in the imagery coding. (VRAM 4, as will be explained in detail further on, is in actuality a banked array of component monolithic VRAMs.) Drawing processor 3 has a bus connection to the read/write random-access port of VRAM 4 and to VRAM 4 control circuitry that allows drawing processor 3 to read out to itself any of the images stored in VRAM 4 and that allows drawing processor 3 to write a current or updated image into the image memory portion of VRAM 4. VRAM 4, in addition to its random-access input/output port, has a serial output port from which a row of data can be read serially at video rates.
The nature of the stored images in VRAM 4 is of particular concern to the invention. The image memory portions of VRAM 4 are separately bit-map-organized with respect to luminance samples and with respect to chrominance samples. In a bit-map organization of image memory, the storage locations in memory conformally map descriptions of the picture elements, or "pixels", of the display subsequently constructed from the read-out of that image memory. One can arrange to bit-map pixels so luminance and chrominance samples are combined at each storage location in image memory. However, sometimes luminance samples are more densely packed in space than chrominance samples are. Furthermore, sometimes the ratio of the sampling densities in space of luminance samples and of chrominance samples is subject to variation. To include chrominance samples together with only selected luminance samples in a single bit-map organization would tend to result in underutilization of memory at such times. This is because, practically speaking, each storage location would have to have the capability of storing chrominance information whether or not it was actually available for that point in the bit-map.
The inventors avoid this problem by using densely-sampled-in-space bit-map organization for luminance samples in one portion of image memory and using a separate sparsely-sampled-in-space bit-map organization for chrominance samples in another portion of image memory. It is convenient to make the sparser spatial sampling a subsampling of the denser spatial sampling. Where the ratio of the spatial sampling densities varies, the apportionment of image memory between luminance samples and chrominance samples changes.
During line trace intervals in the display, lines of luminance samples from the more densely sampled bit-map-organized portions of image memory that have been loaded in parallel into the VRAM 4 auxiliary memory are read out serially through the serial output port 6 of VRAM 4 to a formatter 7. Formatter 7 performs "pixel-unwrapping" functions to furnish pixel data concerning either luminance or chrominance. The way formatter 7 operates will be described in more detail further on. During line trace intervals formatter 7 re-times the luminance samples (supposing them to have been "linearly packed" in VRAM 4, as will be described in greater detail further on) so they are supplied at pixel scan rate to a digital-to-analog converter 8. Converter 8 supplies to video matrixing circuitry 9 a continuous analog response to these luminance samples.
During selected line retrace intervals in the display, lines of samples of first and second chrominance variables C.sub.1 and C.sub.2 from the less densely sampled bit-map-organized portions of image memory are selected for read out from VRAM 4 via serial access output port 6 to formatter 7. A way to do this is to read out a line of C.sub.1 samples followed by a line of C.sub.2 samples during each selected line retrace interval. This permits separate bit-map organizations for C.sub.1 and C.sub.2, which simplifies the drawing processor 3 required for converting coded imagery from compact disc player 3 to bit-map organization image data in VRAM 4. Simplification arises because calculations involving C.sub.1 and C.sub.2 can be performed separately and serially, such calculations being made with simpler interfacing between drawing processor 3 and VRAM 4. The time-division-multiplexing of C.sub.1 and C.sub.2 output signals from formatter 7 to converter 8 and to a chroma resampling apparatus 10 during display processing is also simplified, since the multiplexing rate during line retrace intervals is low.
Formatter 7 performs further pixel-unwrapping functions, in separating successive C.sub.1 and C.sub.2 samples in the supplying of separate bit streams of C.sub.1 samples and of C.sub.2 samples to the chrominance resampling apparatus 10. If VRAM image memory is read out in the preferred way, a bit stream of C.sub.1 samples is supplied to chrominance resampling apparatus 10, followed by a stream of C.sub.2 samples. The chrominance re-sampling apparatus 10 re-samples the digitized C.sub.1 and C.sub.2 variables to the same sampling density as the digitized luminance, Y. The C.sub.1 samples are supplied to a digital-to-analog converter 11, which supplies its analog C.sub.1 response to video matrixing circuitry 9. The C.sub.2 samples are supplied to a digital-to-analog converter 12, which supplies its analog C.sub.2 response to video matrixing circuitry 9. The chrominance resampling apparatus provides time delay that brings the C.sub.1 and C.sub.2 samples supplied to digital-to-analog converters 11 and 12 into proper alignment-in-time with the Y samples supplied to digital-to-analog converter 8. This allows the Y and C.sub.1 and C.sub.2 signals to be matrixed together in video matrixing circuitry 9 to generate red (R) and green (G) and blue (B) drive signals. These R, G and B drive signals are amplified by video amplifiers 13, 14 and 15 respectively. The amplified drive signals are then applied to kinescope 16 to generate the color display.
Still referring to FIG. 1, a display synchronizing generator 18 generates HORIZONTAL SYNCHRONIZATION and VERTICAL SYNCHRONIZATION pulses for application to the deflection circuitry 19 of kinescope 16. Display synchronizing generator 18 also supplies signals to VRAM read-out control circuitry 17 to inform it concerning display timing. For example, VRAM read-out control circuitry 17 includes a line counter for counting HORIZONTAL SYNCHRONIZATION pulses supplied from display synchronizing generator 18. This line counter is reset to zero by a BETWEEN FRAME pulse supplied by display synchronizing generator 18 after the conclusion of each frame of display and before the start of the next. Display sync generator 18 also supplies pulses at a multiple of the pixel scan rate to control circuitry 17. Circuitry 17 scales from these pulses to generate an appropriate SERIAL OUTPUT CLOCK signal for application to VRAM 4 and to formatter 7.
The formatter 7 allows data to be taken out "full width" from the serial output port 6 of VRAM 4, so the clock rate at which data is clocked from port 6 can be kept to a minimum. For example, if port 6 is thirty-two bits wide, then during the line trace interval, each 32-bit word read out through port 6 can be apportioned into four successive eight-bit luminance samples by formatter 7, permitting the VRAM output to be scanned at one-fourth of the pixel scan rate. Formatter 7 does this formatting responsive to instructions from control circuitry 17. Control circuitry 17 also selects the rows in VRAM 4 to be transferred in parallel to the VRAM 4 shift register that thereafter shifts its contents out through serial-access output port 6. VRAM read-out control circuitry 17 also applies the correct SERIAL OUTPUT CLOCK signal to this shift register for this shifting procedure.
Continuing the example, suppose the chrominance samples C.sub.1 and C.sub.2 are all eight-bit samples and are spatially subsampled every fourth luminance sample in every fourth line of luminance samples. During a selected line retrace interval, conventionally one-fifth as long in duration as a line trace interval, the number of samples in C.sub.1 and the number of samples in C.sub.2 each is one-fourth the number of samples of the luminance signal Y during a line trace. Each thirty-two-bit word read out through port 6 during a line retrace interval is apportioned into four successive eight-bit C.sub.1 samples or four successive eight-bit C.sub.2 samples, for application to chrominance resampling apparatus 10. Since the number of samples of C.sub.1 per one of its scan lines and the number of samples of C.sub.2 per one of its scan lines are each one-fourth the number of samples of luminance per one of its scan lines, the total number of samples of chrominance per one of its scan. lines is one-half the number of luminance samples per one of its scan lines. Since the total number of samples of chrominance per one of its scan lines is to be transferred from VRAM 4 serial output port 6 in a line retrace interval one-fifth the duration of the line trace interval in which luminance samples are displayed, VRAM read out control circuitry 17 has to increase the SERIAL OUTPUT CLOCK rate during line retrace by a factor of at least 21/2 times.
If clock rates are scaled only by powers of two from a high rate master clock signal, the serial clock rate used to read from VRAM 4 during line retrace interval will be four times the pixel scan rate for luminance. This reduces the time needed for accessing VRAM 4 for obtaining chrominance samples to less than a complete line retrace interval, freeing output port 6 for downloading other data during the remaining portion of the line retrace interval.
The chrominance resampling apparatus 10 includes line-storage random-access memories 101, 102, 103 and 104. A selected pair of these line-storage memories are written responsive to C.sub.1 samples and C.sub.2 samples supplied to them respectively from formatter 7 during selected line retrace intervals. Line-storage memories 101 and 102 are written alternately by successively selected lines of C.sub.1 samples, and memories 101 and 102 are read out during line trace intervals to supply adjacent lines of C.sub.1 samples in parallel to a two-dimensional spatial interpolator 105. Line-storage memories 103 and 104 are written alternately by successively selected lines of C.sub.2 samples. Memories 103 and 104 are read out during line trace intervals to supply adjacent lines of C.sub.2 samples in parallel to a two-dimensional spatial interpolator 106. Interpolators 105 and 106 supply resampled signals C.sub.1 and C.sub.2 to the digital-to-analog converters 11 and 12, respectively. C.sub.1 and C.sub.2 are each resampled to the same spatial sampling density as Y.
FIG. 2 shows a novel basic interpolator block 20 that can be used as a basis for the construction of each of the interpolators 105 and 106, to provide for each of them being bilinear interpolators. The output pixel scan rate from the block 20 is double the input pixel scan rate to its input terminals IN and IN'. Respective streams of pixel samples from adjacent scan lines in subsampled image space are repetitively supplied at output scan line rate to terminals IN and IN' of interpolator block 20. Each scan line in subsampled image space is repeated either 2.sup.(n+1) times, or one less time, where 2.sup.n :1 spatial interpolation is performed in the direction transverse to scan lines, n being a positive integer at least unity. Repeating the scan lines 2.sup.(n+1) times simplifies the clocking of the line store RAMs 101-104. In either case, the line store RAMs 101-104 can be loaded during two successive line retrace intervals, rather than just one.
A multiplexer 21 responds to a CONTROL 1 signal to select the one of the streams of pixels applied to terminal IN and IN' for spatial interpolation that is earlier-in-time in the direction of line scanning. As a first step in this interpolation the selected stream of pixels is applied to a one-pixel-delay circuit 22. The pixels from the selected stream are summed in an adder 23 with the pixels from the selected stream as delayed one pixel by circuit 22, and the resultant sum is divided by two in a bit-place shifter 24 to supply the average of two successive pixels in the stream selected by multiplexer 21. A multiplexer 25 alternately selects to the terminal OUT of interpolator block 20 the delayed pixel output of circuit 22 and that average of two successive pixels. This selection by multiplexer 25 is made at the pixel output rate that is twice the pixel input rate.
Terminal OUT' of interpolator block 20 supplies another stream of pixels at this pixel output rate, representative of an interpolated scan line preceding the scan line supplied through terminal OUT. This interpolated scan line is generated as follows. The streams of pixels supplied to terminals IN and IN' of interpolator block 20 are summed in an adder 26 and applied to a one-pixel-delay circuit 27. The output of circuit 27 is divided by two by a one-bit-place shifter 28 to supply pixels for the interpolated scan line which are interpolated only in the direction transverse to the scan line direction. Pixels for the interpolated scan line which are also interpolated in the direction of the scan line are generated by (1) summing in an adder 29, the adder 26 output and the adder 26 output as delayed one pixel in circuit 27 and (2) dividing the resultant sum from adder 29 by four in a two-bit-place shifter 30. A multiplexer 31 alternately selects to terminal OUT' of interpolator block 20 the pixels for the interpolated line scan that are not interpolated in the direction of line scan and those pixels that are. This selection by multiplexer 31 is made at the pixel output rate, which is twice the pixel input rate.
Interpolator block 20 resamples its input data as supplied to terminals IN and IN' to provide at its terminals OUT and OUT' samples at 4:1 higher scan rate. However, these samples are not in regular scan line order.
FIG. 3 shows how interpolators 105 and 106 of FIG. 1 can be constructed using two basic interpolator blocks 20-1 and 20-2 together with multiplexers 32 and 33, when 2:1 spatial interpolation is desired both in the direction of scan line extension and in the direction transverse to the scan lines. Multiplexers 32 and 33 operate to place the higher scan rate C.sub.1 and C.sub.2 samples in regular scan line order. Line storage RAMs 101, 102, 103 and 104 are each read four (or three) times before being re-written. When interpolators 105 and 106 are constructed per FIG. 3, RAMs 101 and 103 are written simultaneously, and RAMs 102 and 104 are written simultaneously. There is a two-scan-line offset between the writing of RAMs 101 and 103 and the writing of RAMs 102 and 104, when the interpolators 105 and 106 are constructed per FIG. 3.
Interpolation control circuitry 34 supplies CONTROL 1 signal at the input line advance rate to both the basic interpolator blocks 20-1 and 20-2. Circuitry 34 also supplies them both with the CONTROL 2 signal at twice the input scan rate (which in the FIG. 3 interpolators equals the output pixel scan rate). Circuitry 34 further supplies a CONTROL 3 signal switching at input line advance rate to each of the multiplexers 32 and 33. Multiplexers 32 and 33 provide input data for digital-to-analog converters 11 and 12 by selecting the two interpolated signals from the terminals OUT' of blocks 20-1 and 20-2 respectively during one set of alternate output lines. During the intervening set of alternate output lines, multiplexers 32 and 33 provide input data for converters 11 and 12 by selecting the two interpolated scan lines from the terminals OUT of blocks 20-1 and 20-2 respectively. Multiplexer 32 arranges the output scan lines of C.sub.1 in correct sequential order, compensating against the reversals of scanning line order in line-storage RAMs 101 and 102 accepted in order to reduce the frequency of their re-writing. In like manner multiplexer 33 arranges the output scan lines of C.sub.2 in correct sequential order, compensating against the reversals of scanning line order in line-storage RAMs 103 and 104. Cascade connections of pluralities n in number of basic interpolator blocks replacing the single basic interpolator blocks 20-1 and 20-2 can be used to implement 2.sup. n :1 spatial interpolation both in the direction of scan line extension and in the direction transverse to scan lines.
FIG. 4 shows how interpolators 105 and 106 can be constructed to provide 4:1 spatial interpolation in each of these directions. Basic interpolator block 20-1 is followed in cascade connection by another basic interpolator block 20-3 and multiplexer 32 in this embodiment of interpolator 105. Basic interpolator block 20-2 is followed in cascade connection by another basic interpolator block 20-4 and multiplexer 33 in this embodiment of interpolator 106. Line storage RAMs 101, 102, 103 and 104 are each read eight (or seven) times before being re-written when interpolators 105 and 106 are constructed per FIG. 4. RAMs 101 and 103 are written simultaneously, and RAMs 102 and 104 are written simultaneously. There is a four-scan-line offset between the writing of RAMs 101 and 103 and the writing of RAMs 102 and 104, when the interpolators 105 and 106 are constructed per FIG. 4.
Interpolation control circuitry 35 supplies the CONTROL 1 signal to both the blocks 20-1 and 20-2 at one-half their output line advance rate. Interpolation control circuitry 35 also supplies the CONTROL 2 signal at twice the pixel scan rate from line-storage RAMs 101-104 to both of the blocks 20-1 and 20-2. In the FIG. 4 interpolators this rate equals one-half the output pixel scan rate. Interpolation control circuitry 35 also supplies the CONTROL 3 signal switching at the input line advance rate to multiplexers 32 and 33. As in the FIG. 3 interpolation circuitry, multiplexers 32 and 33 compensate for line scanning order reversals in line-storage RAMs 101-104.
Basic interpolator blocks 20-1 and 20-2 supply, to basic interpolator blocks 20-3 and 20-4 in cascade after them, twice as many input scan lines as they received from the line storage RAMs 101-104. Accordingly, interpolation control circuitry 35 supplies a CONTROL 1' signal to the CONTROL 1 signal connections of basic interpolator blocks 20-3 and 20-4 at one-half their output line advance rate--that is, at the output line advance rate of basic interpolator blocks 20-1 and 20-2.
Basic interpolator blocks 20-3 and 20-4 receive pixels from basic interpolator blocks 20-1 and 20-2 at twice the pixel scan rate from line-storage RAMs 101-104. Interpolation control circuitry 35 supplies a CONTROL 2' signal to the CONTROL 1 signal connections of basic interpolator blocks 20-3 and 20-4 at the twice their pixel input rate, which is four times the pixel output rate from line-storage RAMs 101-104.
FIG. 5 shows more particularly the construction of one bank of VRAM 4, a thirty-two-bit-wide data bus 6 connecting VRAM 4 serial output port to formatter 7, and formatter 7 which performs the pixel-unwrapping function. VRAM 4 comprises at least one bank 40 of eight component VRAMS. FIG. 5 is offered as an aid to understanding more completely how the luminance information and chrominance data can be stored in separate bit-map organizations.
In preferred embodiments of the invention, the bit-maps are stored in VRAM 4 as if the following mapping procedure were followed. Each of the several-bit-pixel data is converted from parallel-bit to serial-bit format according to a prescribed ordering rule. The successive pixel data in each scan line are then strung together seriatim. The resulting strings of bits descriptive of a display scan line are then strung together in the order of display scan line advance, so the description of a complete image field is afforded by the resulting still longer string of bits. This string of bits is then mapped into successive rows of VRAM 4 in a procedure called "linear packing". Linear packing permits the density of storage in VRAM 4 to be as high as possible despite the bit-length of the pixel codes being chosen from a plurality of code lengths submultiple to the number of bits in a row of a VRAM 4 bank, such as bank 40. A commercially available component 64K.times.4 VRAM contains four square dynamic memory arrays 2.sup.8 bits on a side, it also contains static memory operable to provide four parallel-in/serial-out registers as buffer memory to a four-bit wide serial output port. A bank of eight such component VRAMs provides 256 rows of 256 four-byte digital words, and these dimensions will be assumed by way of example for VRAM 4 throughout the remainder of this specification.
The loading of the static memories in the component VRAMs, which serve as buffer memories to the serial output port of VRAM 4, is controlled by a SERIAL READ-OUT ADDRESS CODE called SRAC for short. SRAC is a three part code consisting of a first group of adjacent bit places containing a BANK ADDRESS, a second group of adjacent bit places containing a ROW ADDRESS and a third group of adjacent bit places containing COLUMN ADDRESSES. The ROW ADDRESS and COLUMN ADDRESS portions of SRAC are descriptive of storage location placement in VRAM 4 and are not directly related to the dimensions of the display raster, the bit-map organization for luminance pixel codes or the bit-map organization for chrominance pixel codes. SRAC will be assumed to code BANK ADDRESS in its most significant places, which is preferable to do from the viewpoint of allowing easy add-on of more banks of component VRAMs. SRAC will be assumed to code COLUMN ADDRESS in the least significant group of eight bit places and to code ROW ADDRESS in the next least significant group of eight bit places. Each of the 2.sup.m values of BANK ADDRESS is assigned solely to a respective bank of VRAM 4, and a bank address decoder 37 for that bank 40 of VRAM 4 to which the current value of those m bits is assigned responds to that value to condition bank 40 of VRAM 4 for reading out to the thirty-two bit wide data bus 6. This arrangement makes possible the multiplexed connection of the banks 40, etc. of VRAM 4 to bus 6.
The ROW ADDRESS portion of SRAC governs the choice of row to be loaded for the serial-access output port of at least the selected bank 40 of VRAM 4. Bank 40 (like the other banks of VRAM 4) comprises a respective octet of component VRAMs 41, 42, 43, 44, 45, 46, 47, 48 each having a four-bit-wide serial-access port. The number of bits in a row of VRAM 4 serial output is 256 columns times 32 bits per column, for a total of 2.sup.13 -bits. It is convenient to describe the luminance or chrominance component signal of a display line in a number of bits related to the number of bits per row of VRAM 4 in integral-power-of-two ratio. A display line of high-resolution luminance component signal, for example, might comprise 1024 eight-bit pixels so it is in 1:1 ratio with a row in VRAM 4, in terms of numbers of bits. A display line of intermediate-resolution luminance component signal might comprise 512 eight-bit pixels and is thus in a 1:2 ratio with a row in VRAM 4, in terms of numbers of bits. A display line of lower-resolution luminance component signal might comprise 256 four-bit pixels so it is in a 1:8 ratio with a row of VRAM 4, in terms of numbers of bits. Four display lines of a chrominance component spatially subsampled 4:1 in both display-line-scan and display-line-advance directions relative to these luminance component signals would respectively be in 1:16, 1:32 and 1:128 ratios with a row of VRAM 4, in terms of numbers of bits.
The COLUMN ADDRESS portion of SRAC specifies an offset in the counter-generated addresses for the static memories in component VRAMs 41-48 etc, during their reading. The static memories in each component VRAM are written in parallel from the associated dynamic memory in that component VRAM with zero-valued offset. The serial reading of the static memories through the serial output ports of the component VRAMs in the selected bank 40 of VRAM 4 begins at the column location specified by the COLUMN ADDRESS portion of SRAC. Where a plurality of display lines of information are stored in a VRAM 4 row, the COLUMN ADDRESS portion of SRAC permits the serial output from VRAM 4 to commence at the beginning of any one of the display lines of information.
Except when the number of bits in a display line equals or exceeds the number of bits per row in VRAM 4, the row of VRAM 4 transferred to the static memories in the component VRAMs 41-48 of the selected bank 40 generally will not be fully read out before those static memories are re-written. The underlying reason for this is that luminance pixel codes are read from VRAM 4 during line trace intervals through the same serial output port that chrominance pixel codes are read from VRAM 4 during line retrace intervals. This time-division-multiplexing between two bit-map organizations requires that the static memories be rewritten each time data from a different one of the two bit-map organizations is to be read out.
Any particular bank of VRAM 4 can be selected responsive to the BANK ADDRESS portion of SRAC, which has m bits, where 2.sup.m is the number of banks of component VRAMs in VRAM 4. Each bank of VRAM 4 has a respective bank select decoder for decoding the BANK ADDRESS portion of SRAC, analogous to bank select decoder 37 for bank 40 of VRAM 40. All component VRAMs in VRAM 4 have respective TR/OE pins (not shown). All these TR/OE pins receive in parallel a LOW logic condition as a TRANSFER signal at times of transfer of a row of data in any one of VRAM 4 banks to the static memory therein from which serial output port is supplied data. The TR/OE/ pins for a selected bank also receive a LOW logic condition as an OUTPUT ENABLE signal when the random-access output/input port is accessed in an aspect of operation not connected with the present invention. The TRANSFER signal is executed as a command only when a ROW ADDRESS STROBE signal is applied to a RAS pin of each component VRAM involved. Bank address decoder 37 applies a high-to-low transition only to the RAS pins of the selected bank 40 of component VRAMs 41-48 when a row of data is to be transferred into the auxiliary-static-memory portions of component VRAMs 41-48.
A row/column address multiplexer 38 applies ROW ADDRESS to the eight ADDRESS pins of the component VRAMs 41-48 to indicate which row of data is being transferred for serial output. RAS is then allowed to go high, and column address multiplexer 38 applies COLUMN ADDRESS to the eight ADDRESS pins of component VRAMs 41-48. A COLUMN ADDRESS STROBE is applied to the CAS pins of VRAMs 41-48; this signal going low loads the internal address counters of VRAMs 41-48 with appropriate offsets for serial read out. CAS is then allowed to go high.
A pixel clock multiplexer 39 selects between the LUMINANCE SERIAL OUTPUT CLOCK and CHROMINANCE SERIAL OUTPUT CLOCK signals for application to the serial clock or SC pins of the component VRAMs. Bank address decoder 37 applies a LOW condition to the SOE pins of only the selected bank 40 of component VRAMs as a SERIAL OUTPUT ENABLE signal during the serial output from VRAM 4. This conditions the serial output ports of component VRAMs 41-48 to be multiplexed to the 32-bit-wide bus 6. The LUMINANCE SERIAL OUTPUT CLOCK and CHROMINANCE SERIAL OUTPUT CLOCK are both generated by a respective programmable division from a MASTER CLOCK signal.
Details of the construction of the formatter 7 for parsing the successive 32-bit words from the serial output port bus 6 into pixels are shown in FIG. 5. A 32-bit word register 50 holds thirty-two successive bits, a number n of the most significant of these bits being the code descriptive of luminance or chrominance. For convenience n is constrained to be an integral power of two, sixteen or less. A programmable mask register 51 holds a group of n ONEs in the most significant of its sixteen bit places and a group of (16-n) ZEROs in the least significant bit places. The contents of mask register 51 and the sixteen most significant bits of the word contained in register 50 have their corresponding bit places ANDed in a bank 52 of AND gates to furnish selected signal pixels of luminance or chrominance data. Where these data are shorter than sixteen bits, the bit places of lesser significance are filled by ZEROs. (In alternative designs this data may be constrained to always be eight bits or less, with mask register 51 being shortened to eight-bit length and bank 52 including only eight AND gates.)
When the first thirty-two bit word in a row of VRAM 4 is supplied to formatter 7 via serial output port bus 6, a multiplexer 53 admits that word to the 32-bit word register 50. The n most significant bits of that word defining a pixel datum are provided to the digital-to-analog converter 8 shown in FIG. 1 in the case where a luminance bit-map in VRAM 4 is scanned, or are provided to an appropriate one of the line store RAMs 101-104 of chroma resampling apparatus 10 in the case where a chrominance bit-map in VRAM 4 is being scanned.
When the next (32-n)/n pixel data are being provided to digital-to-analog converter 8 or to chroma resampling apparatus 10, multiplexer 53 successively admits the (32-n)/n successive output of a 32-bit multi-bit shifter 54 to word register 50. Shifter 54 shifts n bits toward increased significance with each successive pixel as timed by PIXEL CLOCK pulses.
As the modulo-n first pixel datum is to be provided to digital-to-analog converter 8 or to chroma resampling apparatus 10, multiplexer 53 admits a new 32-bit word into register 50 instead of shifting the old word. Multiplexer 53 can be controlled by decoding one output of a modulo-n pixel counter, for example. This counter can consist of the last n stages of a modulo-32 counter counting at pixel clock rate, which counter together with a binary shifter comprises multi-bit shifter 54.
One skilled in the art and provided with the foregoing description of the interface between VRAM 4 and formatter 7 will readily discern possible variants in the VRAM 4 digital word organization and changes in the formatter 7 architecture to accommodate these variants. With each thirty-two-bit word read from VRAM 4, the pixel order may be opposite to that described, for example, in which case formatter 7 structure is altered as follows. The programmable mask register 51 holds a group of n ONEs in its least significant (rather than most significant) bit places. The group of (16-n) ZEROs are held in the most significant bit places of mask register 51. The bank 52 of sixteen AND gates receives input from the sixteen least significant (rather than most significant) bit places of word register 50, as well as receiving input from mask register 51 with its modified mask contents. The multi-bit shifter 54 shifts n bits towards decreased significance (rather than increased significance) with each successive pixel as timed by PIXEL CLOCK pulses. Another variation readily conceived of is that the column or word read addresses in VRAM 4 may either increment or decrement as the display is horizontally scanned.
FIG. 6 shows details of construction of the portion of VRAM read-out control 17 that generates SRAC in FIG. 1. SRAC is supplied to VRAM 4 from the output of a multiplexer 59 that selects the correct SRAC for the bit-map organization currently being scanned. This facilitates keeping track of where each scanning is along the linearly packed data of its particular bit-map organization. Two SRAC generators 60 and 70 are shown. Generator 60 generates SRAC for successive lines of luminance pixel data. Generator 70 generates SRAC for successive lines of chrominance pixel data. To permit just one SRAC generator 70 for both C.sub.1 and C.sub.2 descriptions of chrominance rather than having to have two SRAC generators, these descriptions are linearly packed in VRAM 4 interleaving C.sub.1 and C.sub.2 samples on a line by line basis.
SRAC generator 60 includes a SRAC latch register 61 for supplying a SRAC to one of the two inputs of multiplexer 59. SRAC latch register 61 contents are updated from the output of a multiplexer 62, controlled by FIELD RETRACE BLANKING pulses. During field retrace the FIELD RETRACE BLANKING pulse causes multiplexer 62 to select LUMA FIELD SCAN START ADDRESS supplied from a short address register 63, for updating register 61 contents. LUMA FIELD SCAN START ADDRESS identifies the storage location in VRAM 4 of the luminance pixel in the upper left corner of the following field. These LUMA FIELD SCAN START ADDRESSES are selected in prescribed order from a listing in a portion of main computer memory reserved for storing display instructions, and the listing of LUMA FIELD SCAN START ADDRESSES is maintained by the drawing processor 3.
During field trace intervals in time, the absence of FIELD RETRACE BLANKING pulse causes multiplexer 62 to select the sum output of an adder 64 for updating SRAC latch register 61 contents. Adder 64 has addenda supplied to it from SRAC latch register 61 and from a programmable display line pitch latch register 65. IMAGE LINE PITCH stored in latch register 65 is the product of the number of luminance samples per image line times the number of luminance-descriptive bits per luminance sample times the reciprocal of the number of bits per column address in VRAM 4--i.e., the number of luminance-descriptive bits per image line divided by thirty-two. Elements 61-65 are operated as an accumulator augmenting SRAC by IMAGE LINE PITCH during each line retrace interval. IMAGE LINE PITCH. is loaded into latch register 65 by drawing processor 3. IMAGE LINE PITCH originates in compact disc player 2 or other video source, and it can be convenient to carry it in FIELD HEADER DATA preceding each field of bit-map-organized luminance or chrominance pixel data in VRAM 4.
SRAC generator 70 includes a SRAC latch register 71 for supplying a SRAC to the other of the two inputs of multiplexer 59, not supplied a SRAC from SRAC latch register 61 of SRAC generator 60. SRAC latch register 71 contents are updated from the output of a multiplexer 72 controlled by FIELD RETRACE BLANKING pulses. During a FIELD RETRACE BLANKING pulse, multiplexer 72 selects a CHROMA FIELD SCAN START ADDRESS supplied from a start address register 73, for updating register 71 contents. CHROMA FIELD SCAN START ADDRESS identifies the storage location in VRAM 4 of the C.sub.1 pixel in the upper right corner of the following field. These CHROMA FIELD SCAN START ADDRESSES are listed together with LUMA FIELD SCAN START ADDRESSES in the portion of main computer memory reserved for storing display instructions, and the listing of these CHROMA FIELD SCAN START ADDRESSES is maintained by the drawing processor 3.
During field trace intervals in time, the absence of FIELD RETRACE BLANKING pulse causes multiplexer 72 to select the sum output of an adder 74 for updating SRAC latch register 71 contents. Adder 74 has addenda supplied to it from SRAC latch register 71 and from a programmable display band pitch register 75. A chroma display band is the number of display lines between the resampling of chrominance values. CHROMA DISPLAY BAND PITCH stored in latch register 75 is the product of the number of chrominance samples per chroma display band times the number of chrominance-descriptive bits per chrominance sample times the reciprocal of the number of bits per column address in VRAM 4--i.e., the number of chrominance-descriptive bits per chroma display band divided by thirty-two. Elements 71-75 are operated as an ac cumulator augmenting SRAC by CHROMA DISPLAY BAND PITCH during selected line retrace intervals separated by intervening chroma display band intervals. CHROMA DISPLAY BAND PITCH is loaded into latch register 75 by drawing processor 3 and originates similarly to IMAGE LINE PITCH.
Consider now the nature of the C.sub.1 and C.sub.2 chrominance signals used in the FIG. 1 television display system. C.sub.1 and C.sub.2 in this display system may be color-difference signals that can be linearly combined with the luminance signal Y using additive or subtractive combining processes. The differences between Y and two of the additive primary colors red (R), green (G) and blue (B) may comprise C.sub.1 and C.sub.2, for example. (R-Y) and (B-Y) color signals are often used. The color difference signals may be formed by the differences between Y and other mixture colors. I and Q signals similar to those used in the NTSC television broadcast standard are examples of such color difference signals.
C.sub.1 and C.sub.2 may also be color-difference signals normalized respective to luminance signal, [(R/Y)-1] and [(B/Y)-1], or I/Y and Q/Y, by way of examples. Normalization is removed from such a C.sub.1 and C.sub.2 signal by multiplying by Y before linearly combining with Y.
FIG. 7 shows an alternative chroma resampling apparatus 100 that may replace chroma resampling apparatus 10 in the FIG. 1 television display system. Chroma resampling apparatus 100 permits the storage of chrominance information in VRAM 4 in the form of read addresses for chroma map memories 115 and 116 which store C.sub.1 and C.sub.2 values, respectively. These read addresses can be expressed in shorter-bit-length chrominance codes than those needed to express C.sub.1 and C.sub.2 directly. Chroma map memories 115 and 116 are addressed in parallel, so only a single odd-line-store memory 111 and a single even-line-store memory 112 are required as rate-buffering memory for the time-compressed chrominance information.
Chroma map memory 115 is multiplexed by multiplexers 113 and 117 to convert the successive read address contents of line-store memories 111 and 112 to a stream of odd-line C.sub.1 samples and a stream of even-line C.sub.1 samples successively fed to latch 121 and to latch 122, respectively. The streams of samples supplied to latches 121 and 122 are offset slightly in time, but the paired samples in latches 121 and 122 are admitted parallelly in time into C.sub.1 interpolator 105.
Similarly, chroma map memory 116 is multiplexed by multiplexers 113 and 118, on the one hand, to convert the successive read address contents of line store memories 111 and 112 to a stream of odd-line C.sub.2 samples successively fed to latch 123 and, on the other hand, to convert the successive read address contents of line-store memories 111 and 112 to a stream of even-line C.sub.2 samples successively fed to latch 124. The paired samples in latches 123 and 124 are admitted parallelly in time into C.sub.2 interpolator 106.
The C.sub.1 and C.sub.2 samples from interpolators 105 and 106 are temporally aligned with corresponding Y samples supplied directly from formatter 7. The streams of C.sub.1 and C.sub.2 samples are supplied as input signals to digital-to-analog converters 11 and 12, and the stream of Y samples is supplied as an input signal to digital-to-analog converter 8. The remainder of signal processing is done as before.
FIG. 8 shows a luminance rate-buffer memory 80 being used between pixel-unwrapping formatter 7 and digital-to-analog converter 8 in a modification of either the FIG. 1 or FIG. 7 television display system. Rate-buffer memory 80 includes a Y odd-line store RAM 81 and a Y even-line store RAM 82 that are written during respective time-interleaved sets of display line intervals. The rate of writing line-store RAMs 81 and 82 may differ from the pixel scan rate in the display. Typically, it is higher, in order to extend the interval during which the line store RAMs 101-104 or 111-112 can be written, to include a portion of the line trace interval as well as the line retrace interval. During each display line trace interval in which one of the Y line store RAMs 81 and 82 is being written into, the other of the Y line store RAMs 81 and 82 is being read from at the pixel scan rate. A multiplexer 83 selects this read-out as input signal to the digital-to-analog converter 8. While the sample-and-hold operation of digital-to-analog converter 8 provides a degree of spatial low-pass filtering to the analog Y signal supplied to video matrix 9, it is desirable to augment this filtering if the pixel scan rate is comparatively slow, in order to suppress aliasing that appears as excessive luminance "blockiness" in the displayed image.
Another form the luminance rate buffer may take uses a higher speed RAM, with storage capacity for just one line of eight-bit Y samples. Y samples are written from VRAM 4 into this line store RAM, four at a time in parallel in the earlier portion of line trace interval, and then are read serially one at a time throughout the entire line trace interval. In the later portion of the line trace interval, VRAM 4 serial port is available for transferring data to RAMs 101-104 or 111-112 or to other portions of the computer system.
The manner in which video information is packed into the VRAM in accordance with aspects of the invention will now be described in further detail. Before dealing with the way that the VRAM is organized in accordance with the invention when chrominance is sampled less densely in image space than luminance, consider the way that the VRAM is organized when luminance and chrominance are sampled with equal densities in image space. Sampling luminance and chrominance with equal densities is feasible to do in embodiments of the invention using the FIG. 8 luminance rate-buffer memory 80.
FIG. 9 shows one way that separate bit-map organizations for Y, C.sub.1 and C.sub.2 pixel variables may appear in VRAM 4 of the FIG. 1 television display system modified to include the FIG. 8 luminance rate-buffer memory 80. An odd frame and an even frame of video are stored in VRAM 4, one frame being updated while the other is read out to support the generation of the image displayed on kinescope 16. The first through last scan lines of the luminance content of each frame are stored in respective successive rows of VRAM 4, each of which rows is represented by a respective rectangle extending from left to right in the drawing. The first through the last scan lines of the C.sub.1 content of each frame are similarly stored. So are the first through last scan lines of the C.sub.2 content of each frame.
The rows containing the third through second-from-last scan lines of Y, C.sub.1 and C.sub.2 in each frame are omitted from FIG. 9 because of the difficulties involved showing all rows in VRAM 4, as are the VRAM rows outside image memory. For each of the pixel variables Y, C.sub.1 and C.sub.2, the variables are expressed in serial form and concatenated in order of pixel scan during line trace in the display to generate the bit stream, successive bits of which occupy successive columnar locations in the VRAM 4 row.
In reading out from VRAM 4, the Y, C.sub.1 and C.sub.2 scan lines for each successive line of display are read out in cyclic succession. The VRAM image memory packing shown in FIG. 9 requires a complex pattern of row addressing to implement this. Two chrominance SRAC generators like 70 in FIG. 6 are required in addition to the luminance SRAC generator 60. The image line pitch register 65 and the corresponding chroma band pitch registers store single image-line pitch values. The luma field scan start register 65 and the chroma field scan start registers store start addresses offset by at least the number of image lines per frame.
It should be noted that when odd and even frames are described in connection with FIGS. 9-16, this relates to the practice of displaying one frame while constructing the next frame in VRAM. Whether each frame is scanned on a one field per frame basis without line interlace, on a single-shuttered or plural-shuttered basis, or whether each frame is scanned on a two field per frame basis with line interlace on successive fields, in a single-shuttered or plural-shuttered basis, is essentially irrelevant to the VRAM packing. Whether line interlace on successive fields is used will, of course, be reflected in the luma and chroma SRAC generator pitch register contents.
FIG. 10 illustrates how the lines of the separate bit-map organizations of Y, C.sub.1 and C.sub.2 can be interleaved with each other in writing the rows of VRAM 4, so that VRAM 4 can be read out using successive row addresses. These row addresses can be generated by SRAC generators similar to those described in connection with the VRAM packing shown in FIG. 9. However, the pitch registers store three-image line pitch values; and the luma field scan start register 63 and the chroma field scan start address register store values offset by one image line. Where programmability between the FIG. 10 VRAM packing and other types of packing is not sought, VRAM row read addresses may be simply generated by a counter. This principle for reducing the complexity of VRAM addressing may be applied in modified forms when chrominance is sampled less densely in image space than luminance is, to permit the use of just a single chroma SRAC generator 70.
FIG. 11 shows how the separate bit-map organizations of Y, C.sub.1 and C.sub.2 could appear in VRAM 4 when the memory packing scheme of FIG. 9 is adapted so that the C.sub.1 and C.sub.2 samples of image space are one-fourth as dense as the luminance samples in both the pixel-scan and line-advance directions in the television display system of FIG. 1. The C.sub.1 and C.sub.2 interpolators 105 and 106 take the form shown in FIG. 4, or its equivalent. There is an integral number P+1 of scan lines for each of the chrominance values C.sub.1 and C.sub.2. Accordingly, there is an odd-numbered plurality (4P+1) of scan lines for luminance. For example: P might be 63, so C.sub.1 and C.sub.2 each have 64 scan lines and Y has 253 scan lines. FIG. 11 assumes P+1 to be evenly divisible by four. Where this is not the case, some of the rows in VRAM 4 will not be completely packed with C.sub.1 and C.sub.2 data. FIG. 11 also supposes Y, C.sub.1 and C.sub.2 variables to have the same number of bits of amplitude resolution, and that number of bits multiplied by the samples of luminance per line to equal the number of bits per row in VRAM. In this type of VRAM packing, two chroma SRAC generators are required in addition to luma SRAC generator 60.
FIG. 12 shows how the VRAM packing used in FIG. 11 is modified using the principle previously taught in connection with FIG. 10. C.sub.1 and C.sub.2 scan lines are alternated in the rows of VRAM 4 so they may be scanned by successive row and column address values when being read during line retrace. This advantageously permits the use of just one chroma SRAC generator 70 together with luma SRAC generator 60. Note that chroma band pitch register 75 contents will treat a pair of simultaneously displayed C.sub.1 and C.sub.2 scan lines as the unit of pitch.
FIG. 13 shows how the FIG. 12 VRAM packing is changed when the product of the number of bits per luminance sample times the number of luminance samples per scan line is reduced to one-half the number of bits per row of VRAM 4. Comparing FIGS. 12 and 13, it should be apparent how VRAM 4 packing is affected when this product is reduced to smaller binary fractions of the number of bits per row of VRAM 4. Note that packing of the last luminance scan lines or chrominance scan lines will not always be perfect.
As shown in FIG. 14, this packing inefficiency can be avoided without having to resort to complicated VRAM row addressing schemes. To do this, odd-frame luminance and even-frame luminance data are concatenated for storage in successive rows of VRAM 4. Also, odd-frame chrominance and even-frame chrominance are concatenated for storage in successive rows of VRAM 4, which will help packing efficiency when P+1 is not evenly divisible by four. This packing scheme also facilitates the start of chroma data packing in a part of a VRAM row left vacant by luminance.
FIG. 15 shows how VRAM 4 may be packed when the number of chrominance samples in a scan line thereof is one-half the number of luminance samples in a scan line thereof. This VRAM 4 organization could appear in a modification of the FIG. 1 television display system where C.sub.1 and C.sub.2 values sample image space one-fourth so densely as luminance values in both directions. However, whereas in the VRAM packing shown in FIG. 13, C.sub.1 and C.sub.2 are presumed to be time-division-multiplexed on a scan line by scan line basis, in the VRAM 4 packing shown in FIG. 15 C.sub.1 and C.sub.2 are presumed to be time-division-multiplexed on a pixel-by-pixel basis. To accommodate this, the odd line store RAMs 101 and 103 are written in staggered phasing with alternate chrominance samples from VRAM 4, while even-line store RAMs 102 and 104 are read out in parallel; and the even line store RAMs 102 and 104 are written in staggered phasing with alternate chrominance samples from VRAM 4, while odd line store RAMs 101 and 103 are read out in parallel. That is, line store RAMs 101 and 103 have inputs multiplexed on a sample by sample basis, and so do line store RAMs 102 and 104. Only a single chroma SRAC generator 70 is required together with luma SRAC generator 60.
The VRAM 4 packing of FIG. 15 may also appear in the FIG. 7 television display system when the number of chrominance (memory map address) values per scan line thereof is one-half the number of luminance values per scan line thereof. Each chrominance scan line is a series of bits descriptive of successive chroma map memory addresses.
FIG. 16 shows VRAM 4 packing which would appear in the FIG. 7 television display system when the number of chrominance (memory map address) values per scan line is one-fourth the number of luminance values per scan line. As with FIG. 15, when considered descriptive of the FIG. 7 television display system, the number of bits per chroma map address is assumed in FIG. 16 to be the same as the number of bits per pixel descriptive of luminance.
T. R. Craver et al. in their U.S. patent application Ser. No. 918,565 filed Oct. 14, 1986, entitled "DISPLAY PROCESSOR WITH COLOR MATRIXING CIRCUITRY AND TWO COLOR MAP MEMORIES STORING CHROMINANCE-ONLY DATA" and assigned to RCA Corporation describe the use of C.sub.1 and C.sub.2 pixel variables which take the form of color difference signals normalized respective to luminance. Where the video matrix used with the FIG. 7 television display apparatus is of the sort utilizing this form of C.sub.1 and C.sub.2 variables, the number of bits in the chroma map addresses may be made smaller than the number of bits descriptive of a luminance value, without impairing luminance/chrominance tracking. This is especially apt to be the case where the contents of the chroma map memories 115 and 116 can be updated during a display sequence in adaptive coding of normalized color-difference signals to respective chroma map address values, as described in detail by J. V. Sherrill et al. in their concurrently filed U.S. patent application Ser. No. 918,552 filed Oct. 14, 1986, entitled "DISPLAY PROCESSOR UPDATING ITS COLOR MAP MEMORIES FROM THE SERIAL OUTPUT PORT OF A VIDEO RANDOM-ACCESS MEMORY" and assigned to RCA Corporation. Where the number of bits in chroma map addresses are fewer than the number of bits per pixel descriptive of luminance, the number of scan lines per row of VRAM 4 will be increased.
One skilled in the art and equipped with the principles taught in describing FIGS. 9-16 can readily design a variety of VRAM packing schemes consonant with the invention.
In the FIG. 1 television display system as thusfar described, during each of selected line retrace intervals in the display, a line of C.sub.1 samples followed by a line of C.sub.2 samples is read from VRAM 4 and supplied to chroma resampling apparatus 10. This requires the clocking rate for C.sub.1 and C.sub.2 samples during line retrace intervals to be higher than Y samples during line trace intervals, assuming that line retrace intervals are one-fifth the duration of line trace intervals that C.sub.1 and C.sub.2 are subsampled 4:1 respective to Y sampling. This requirement makes the rate of C.sub.1 and C.sub.2 clocking from VRAM 4 excessively high as the resolution of the display is increased with more Y samples per display line. A first way to alleviate the problem of the rate of C.sub.1 and C.sub.2 clocking from VRAM 4 during line retrace intervals being excessive is to use luminance rate-buffer memory--e.g., as has been described in connection with FIG. 8--but other ways to alleviate this problem exist which do not require luminance rate-buffer memory.
A second way to alleviate the problem takes advantage of the fact that the interpolators 105 and 106 need only one line of chrominance samples every fourth display line. A new line of C.sub.1 subsamples can be loaded into the appropriate one of the line store RAMs 101 and 102 in the line retrace interval immediately preceding each fourth display line, and a new line of C.sub.2 subsamples can be loaded into the appropriate one of the line store RAMs 103 and 104 in the line retrace interval immediately succeeding each fourth display line. That is, a line of C.sub.1 samples and the corresponding line of C.sub.2 samples are read from VRAM 4 over two line retrace intervals, rather than during just one line retrace interval. This permits halving the rate of clocking C.sub.1 and C.sub.2 samples from VRAM 4 during line retrace intervals. This second way of reducing C.sub.1 and C.sub.2 clock rate in reading from VRAM 4 requires no modification of the storage of C.sub.1 and C.sub.2 data in VRAM 4.
A third way of reducing C.sub.1 and C.sub.2 clock rate in reading from VRAM 4 depends on the C.sub.1 and C.sub.2 subsamples not being in spatial alignment, as previously described. Instead, the C.sub.1 subsamples are spatially interleaved with C.sub.2 subsamples in at least the direction perpendicular to display scan lines and preferably also in the direction parallel to display scan lines. This modification of the subsampling scheme is best implemented by either storing one more line of C.sub.1 subsamples than C.sub.2 subsamples in VRAM 4 or storing one more line of C.sub.2 subsamples than C.sub.1 subsamples in VRAM 4. Where C.sub.1 and C.sub.2 are subsampled 4:1 in the direction perpendicular to display scan lines, C.sub.1 subsamples can be downloaded from VRAM 4 every fourth line retrace interval and C.sub.2 subsamples can be downloaded from VRAM 4 every fourth line retrace interval, with preferably a two display scan line offset between the line retrace intervals C.sub.1 subsamples are downloaded and the line retrace intervals C.sub.2 subsamples are downloaded.
A fourth way of reducing C.sub.1 and C.sub.2 clock rate during transfer from VRAM 4 combines the second way and the third way in its preferred implementation, as are described above. Lines of C.sub.1 samples are transferred from VRAM 4 during respective pairs of successive line retrace intervals, which are interleaved with other pairs of successive line retrace intervals during which respective lines of C.sub.2 samples are transferred from VRAM 4.
FIG. 17 illustrates how, in the FIG. 1 television display system as originally described, the instructions for downloading VRAM 4 to chroma resampling apparatus 10 can be generated. VRAM read-out control circuitry 17 of FIG. 1 includes a display line counter 170. Counter 170 is shown as having an eight-bit-wide count output, allowing up to 512 active lines in the display. This count may be augmented by offsets to select different frames of image memory. Counter 170 counts leading edges of line retrace pulses, which are numbered the same as the active-display-line trace intervals they precede. During field retrace interval, counter 170 is reset to zero count twice, once before a pre-load line retrace pulse supplied to counter 170 one full line time before a line retrace pulse just prior to field scan, and once after the pre-load retrace pulse. A decoder 171 decodes the 01 condition in the two least significant bits of counter 170 count output to supply an output ONE. This output ONE is supplied as first input to an AND gate 172, the second input of which is ONE-going line retrace pulses. Responsive to each successive ONE output from AND gate 172, an instruction to download a successive line of C.sub.1 subsamples from VRAM 4 is generated by an instruction generator 173, and an instruction to download a successive line of C.sub.2 subsamples from VRAM 4 is generated by an instruction generator 174. So, the preload line retrace pulse loads first lines of C.sub.1 and C.sub.2 subsamples into the chroma resampling apparatus 10 from VRAM 4. Second lines of C.sub.1 and C.sub.2 subsamples are loaded into chroma resampling apparatus 10 from VRAM 4 just prior to the first display line scan responsive to the next line retrace pulse. Then, during the line retrace interval just prior to each (1+4P).sup.th display line, the concurrence of the line retrace pulse and decoder 171 ONE causes AND gate 172 to deliver a ONE to instruction generator 173. Responsive to this ONE being delivered to it, generator 173 directs the loading of a succeeding line of C.sub.1 subsamples and a succeeding line of C.sub.2 subsamples.
FIG. 18 illustrates how the FIG. 17 apparatus may be modified to implement the second way of reducing C.sub.1 and C.sub.2 clocking rate during reading from VRAM 4. Two preload line retrace pulses, rather than just one, are supplied between counter 170 resets-to-zero during field retrace interval. As in FIG. 17, instruction generator 173 issues instructions for loading the next line of C.sub.1 subsamples to chroma resampling apparatus 10 from VRAM 4 during the first preload line retrace interval and the line retrace intervals preceding a (1+4p).sup.th display line. A further decoder 175 decodes the 10 condition in the count output of counter 170 to supply a ONE as first input to an AND gate 176, the other input of which is receptive of ONE-going line retrace pulse. Instruction generator 174 responds to ONE output from AND gate 176 to issue instructions for loading the next line of C.sub.2 subsamples to chroma resampling apparatus 10 from VRAM 4 during the second preload line retrace interval and the line trace intervals preceding a (2+4p).sup.th display line.
FIG. 19 illustrates how the FIG. 18 apparatus may be modified to implement the third way of reducing C.sub.1 and C.sub.2 clocking rate during reading from VRAM 4. Three preload line retrace pulses, rather than just one or two, are supplied between counter 170 resets-to-zero during field retrace interval. Decoder 175 is replaced by a decoder 177 that decodes the 11 condition in count output from counter 170. Decoder responds solely to this 11 condition to supply a ONE as input to AND gate 176.
FIG. 20 illustrates how instructions can be generated for downloading VRAM 4 according to the fourth way described. Decoder 171 response and decoder 175 response are supplied as input signals to an OR gate 178, and OR gate 178 response is supplied together with line retrace pulses as inputs to AND gate 172. Instruction generator 173 responds to AND gate 172 output signal going to ONE to direct down-loading of half lines of C.sub.1 samples from VRAM 4 during pairs of successive line retrace intervals interleaved with other pairs of successive line retrace intervals. During these other pairs of line retrace intervals, instruction generator 174 directs down-loading of half-lines of C.sub.2 samples from VRAM 4. To this end decoder 177 response is combined with the response of a decoder 179 in an OR gate 180, and OR gate 180 response is supplied together with line retrace pulses as input signals to AND gate 176. Decoder 179 detects the two least significant bits of counter 170 output being zero to supply a ONE to OR gate 180. Four line retrace pulses are supplied to counter 170 following its reset-to-zero and preceding the resumption of active field scan.
One may consider the invention as thusfar specifically described more generically, as set forth in the first paragraph of the SUMMARY OF THE INVENTION. Other species of this generic invention are described by R. A. Dischert, D. L. Sprague, N. J. Fedele and L. D. Ryan in concurrently filed other applications. In one, Ser. No. 020,629, entitled "IMAGE STORAGE USING SEPARATELY SCANNED COLOR COMPONENT VARIABLES", the narrowband video information consists of two components selected from narrowband red, green and blue components; and the wideband video information comprises the remaining narrowband component plus luminance detail. In the other, Ser No. 020,940, "IMAGE STORAGE USING SEPARATELY SCANNED LUMINANCE-DETAIL AND NARROWBAND COLOR COMPONENT VARIABLES", the wideband video information consists of luminance detail; and the narrowband video information has separate red, green and blue components. Variants of this other species are possible wherein the wideband video information consists of luminance detail. In one such variant, the three narrowband components of video information are a luminance component and two chrominance components. In another such variant, the three narrowband components of video information are yellow, cyan and magenta components. These species of the generic invention are representative of other species of the generic invention, and the scope of generic claims appearing hereinafter should be construed accordingly.
Claims
What is claimed is:
1. A system for storing and retrieving electric signals descriptive of color images, said system comprising: a video random-access memory, VRAM, having a multiplicity of storage locations, an input port and a serial access port; means for writing electric signals descriptive of color images into said video random access memory via its input port for storage in storage locations thereof in accordance with separate bit map organization for each of a plurality of color image components; means for cyclically selecting on a time-division-basis lines of data concerning each of said color image components to be read from said video random-access memory; means, exclusive of further VRAM, for temporally aligning spatially corresponding samples of each color image component; and means for generating component color signals in response to said temporally aligned spatially corresponding samples.
2. A system for storing and retrieving electric signals descriptive of color images, said system comprising: a video random-access memory having a multiplicity of storage locations, an input port and a serial-access output port; means for writing electric signals descriptive of color images into said video random-access memory via its input port for storage in storage locations thereof in accordance with separate bit-map organizations for wideband video information and for narrowband video information; means for selecting successive rows of storage locations storing wideband video information for reading out from said video random-access memory via its serial-access output port, one line of wideband video information per display line trace interval; means for selecting successive rows of storage locations storing narrowband video information for read out from said video random-access memory via its serial-access output port, during selected display line retrace intervals; means for resampling said narrowband video information to the same sampling density as said wideband video information; means for temporally aligning corresponding samples of wideband video information and narrowband video information of the same sampling density; and means for generating component color signals in response to said temporally aligned corresponding samples of wideband video information and narrowband video information.
3. A system as set forth in claim 2 wherein, at least at times, said video random-access memory uses a relatively densely sampled bit-map organization for said wideband video information and at least one relatively sparsely sampled bit-map organization for said narrowband video information.
4. A system as set forth in claim 3 wherein said bit-map organizations are linearly packed in said video random-access memory.
5. A system as set forth in claim 4 wherein said wideband video information is luminance information and said narrowband video information is chrominance information.
6. A system as set forth in claim 5 wherein said narrowband video information consists of first chrominance component information and second chrominance information.
7. A system as set forth in claim 6 wherein samples of said first chrominance component information are spatially aligned with samples of said second chrominance information in the color images stored in said video random-access memory.
8. A system as set forth in claim 6 wherein samples of said first chrominance component information are, in at least the direction parallel to display lines, spatially interleaved with samples of said second chrominance information in the color images stored in said video random-access memory.
9. A system as set forth in claim 6 wherein samples of said first chrominance component information are, in at least the direction perpendicular to display lines, spatially interleaved with samples of said second chrominance information in the color images stored in said video random-access memory.
10. A system for storing and retrieving electric signals descriptive of color images, said system comprising: a video random-access memory having a multiplicity of storage locations, an input port and a serial-access output port; means for writing electric signals descriptive of color images into said video random-access memory via its input port for storage in storage locations thereof in accordance with a relatively densely sampled bit-map organization for luminance information and a relatively sparsely sampled bit-map organization for chrominance information; means for selecting successive rows of storage locations storing luminance information in said densely sampled bit-map organization for reading out from said video random-access memory via its serial-access output port, one line of luminance information during each line trace interval of display; means for selecting successive rows of storage locations storing chrominance information in said sparsely sampled bit-map organization for reading out from said video random-access memory via its serial-access output port, during selected line retrace intervals of display; a first line storage memory, for storing samples of odd-numbered scan lines of first chrominance information, having an input port to which the serial-access output port of said video random-access memory is connected, and having an output port; a second line storage memory, for storing samples of even-numbered scan lines of first chrominance information, having an input port to which the serial-access output port of said video random-access memory is connected, and having an output port; a first two-dimensional spatial interpolator of pipe-line type, having two input ports and an output port; means operative during selected times for reading out from the output ports of said first and second line storage memories in parallel to the input ports of said first two-dimensional spatial interpolator, said selected times being such as to temporally align first chrominance information samples supplied from the output port of said first two-dimensional spatial interpolator with corresponding luminance information samples supplied from the serial-access output port of said video random-access memory during display line trace intervals; a third line storage memory, for storing samples of odd-numbered scan lines of second chrominance information, having an input port to which the serial-access output port of said video random-access memory is connected, and having an output port; a fourth line storage memory, for storing samples of even-numbered scan lines of second chrominance information, having an input port to which the serial-access output port of said video random-access memory is connected, and having an output port; a second two-dimensional spatial interpolator of pipe-line type, having two input ports and an output port; means operative during selected times for reading out from the output ports of said third and fourth line storage memories in parallel to the input ports of said second two-dimensional spatial interpolator said selected times being such as to temporally align second chrominance information samples supplied from the output port of said second two-dimensional spatial interpolator with corresponding luminance information samples supplied from the serial-access output port of said video random-access memory during display line trace intervals; and means for generating component color signals in response to said temporally aligned samples of luminance information, first chrominance information and second chrominance information.
11. A system as set forth in claim 10 wherein a line of first chrominance information spatially interleaved with a line of second chrominance information is read from said video random-access memory during each of said selected line retrace intervals of display.
12. A system as set forth in claim 10 wherein a line of first chrominance information followed by a line of second chrominance information is read from said video random-access memory during each of said selected line retrace intervals of display.
13. A system as set forth in claim 10 wherein said selected line retrace intervals are selected on the basis of pairs of adjacent-in-time lines, a respective successive line of first chrominance information is read from said video random-access memory during the earlier line trace interval in each pair, and a respective successive line of second chrominance information is read from said video random-access memory during the later line trace interval in each pair.
14. A system as set forth in claim 10 wherein said selected line retrace intervals are selected on a cyclic basis and are consecutively ordinally numbered in order of occurrence in time during a frame scan, a respective successive line of first chrominance information is read from said video random-access memory during each successive odd-numbered line retrace interval, and a respective successive line of second chrominance information is read from said video random-access memory during each successive even-numbered line retrace interval.
15. A system as set forth in claim 10 wherein said first two-dimensional spatial interpolator of pipe-line type comprises: a first multiplexer for selection on a scan line by scan line basis between, on the one hand, read-out supplied to one input port of said first two-dimensional spatial interpolator from the output port of said first line storage memory and, on the other hand, read-out supplied to the other input port of said first two-dimensional spatial interpolator from the output port of said second line storage memory; means for making simultaneously available the current selection and the just previous selection of said first multiplexer; means for obtaining half the sum of the current selection of said first multiplexer and of its just previous selection; means for summing the read-outs supplied the input ports of said first two-dimensional spatial interpolator from the output ports of said first and second line storage memories; means for matrixing simultaneously available, on the one hand, half the sum of the just previous read-outs supplied the input ports of said first two-dimensional spatial interpolator and, on the other hand, one-fourth the sum of the current and just-previous read-outs supplied the input ports of said first two-dimensional spatial interpolator; and a second multiplexer for selecting on a pixel by pixel basis among the just-previous selection of said first multiplexer, half the sum of the current selection of said first multiplexer and of its just previous selection, half the sum of the just-previous read-outs supplied to the input ports of said first two-dimensional spatial interpolator, and one-fourth the sum of the current and just-previous read-outs supplied to the input ports of said first two-dimensional spatial interpolator--and wherein said second two-dimensional spatial interpolator of pipe-line type comprises: a third multiplexer for selection on a scan line by scan line basis between, on the one hand, read-out supplied to one input port of said second two-dimensional spatial interpolator from the output port of said third line storage memory and, on the other hand, read-out supplied to the other input port of said second two-dimensional spatial interpolator from the output port of said fourth line storage memory; means for making simultaneously available the current selection and the just previous selection of said third multiplexer; means for obtaining half the sum of the current selection of said third multiplexer and of its just previous selection; means for summing the read-outs supplied the input ports of said second two-dimensional spatial interpolator from the output ports of said third and fourth line storage memories; means for making simultaneously available, on the one hand, half the sum of the just previous read-outs supplied the input ports of said second two-dimensional spatial interpolator and, on the other hand, one-fourth the sum of the current and just-previous read-outs supplied the input ports of said second two-dimensional spatial interpolator; and a fourth multiplexer for selecting on a pixel by pixel basis among the just-previous selection of said third multiplexer, half the sum of the current selection of said third multiplexer and of its just previous selection, half the sum of the just-previous read-outs supplied to the input ports of said second two-dimensional spatial interpolator, and one-fourth the sum of the current and just-previous read-outs supplied to the input ports of said second two-dimensional spatial interpolator.
16. A system as set forth in claim 10 wherein said first two-dimensional spatial interpolator of pipe-line type comprises: an output multiplexer for said first two-dimensional spatial interpolator, which has first and second input ports and has an output port that is the output port of said first two-dimensional spatial interpolator; and a cascade connection of a first plurality two-input-terminal, two-output-terminal interpolator modules between the output ports of said first and second line storage memories and the input ports of said output multiplexer for said first two-dimensional spatial interpolator--wherein said second spatial interpolator of pipe-line type comprises; an output multiplexer for said second two-dimensional spatial interpolator, which has first and second input ports and has an output port that is the output port of said second two-dimensional spatial interpolator; and a cascade connection of a second plurality of two-input-terminal interpolator modules between the output ports of said third and fourth line storage memories and the input ports of said output multiplexer for said second two-dimensional spatial interpolator--and wherein each interpolator module in said first and second pluralities of interpolator modules comprises: a respective input multiplexer for selection between first and second ones of the input terminals of that interpolator module; respective means for making simultaneously available the current selection and the just-previous selection of the input multiplexer of that interpolator module; means for obtaining half the sum of the current and just-previous selections of its respective input multiplexer; a respective first output multiplexer for selecting to a first one of the output terminals of that interpolator module from between, on the one hand, the just-previous selection of the input multiplexer of that interpolator module and, on the other hand, said half the sum of the current and just-previous selections of the input multiplexer of that interpolator module; respective means for summing the read-outs supplied to the first and second input terminals of that interpolator module; respective means for making simultaneously available one-half the just-previous sum of the read-outs supplied to the first and second input terminals of that interpolator module, and one-fourth the sum of the current and just-previous sums of those read-outs; and a respective second output multiplexer for selecting to a second one of the output terminals of that interpolator module from between, on the one hand, one-half the just-previous sum of the read-outs supplied to the first and second input terminals of that interpolator module and, on the other hand, one-fourth the sum of the current and just-previous sums of those read-outs.
17. A system for storing and retrieving electric signals descriptive of color images, said system comprising: a video random-access memory having a multiplicity of storage locations, having an input port and having a serial-access output port; means for writing electric signals descriptive of color images into said video random-access memory via its input port for storage in storage locations thereof in accordance with a relatively densely sampled bit-map organization for luminance information and a relatively sparsely sampled bit-map organization for chroma map read address information; means for selecting successive rows of storage locations storing luminance information in said densely sampled bit-map organization for reading out from said video random-access memory via its serial-access output port, one line of luminance information during each display line trace interval; means for selecting successive rows of storage locations storing chroma map read address information in said sparsely sampled bit-map organization for reading out from said video random-access memory via its serial-access output port, during selected display line retrace intervals; a first line storage memory for storing, during two line scan times, samples of odd-numbered scan lines of chroma map read address information, having an input port to which the serial-access output port of said video random-access memory is connected, and having an output port; a second line storage memory for storing, during two line scan times, samples of even-numbered scan lines of chroma map read address information, having an input port to which the serial-access output port of said video random-access memory is connected, and having an output port; means, operative during the reading out of said first and second line storage memories during display line trace intervals, for multiplexing alternatively from the output port of said first line storage memory and the output port of said second line storage memory to provide a stream of time-interleaved chroma map read address information samples; a first chroma map memory receptive of said stream of time-interleaved color map read address information samples for generating a stream of corresponding samples of first chrominance information; a first two-dimensional spatial interpolator of pipe-line type, having two input ports and an output port; means for temporally aligning samples of first chrominance information generated in response to samples of chroma map read address information from said first line storage memory and from said second line storage memory for application to respective ones of the input ports of said first two-dimensional spatial interpolator; a second chroma map memory receptive of said stream of time-interleaved color map read address information samples for generating a stream of corresponding samples of second chrominance information; a second two-dimensional spatial interpolator of pipe-line type, having two input ports and an output port; means for temporally aligning samples of second chrominance information generated in response to samples of chroma map read address information from said first line storage memory and from said second line storage memory for application to respective ones of the input ports of said second two-dimensional spatial interpolator; and means for generating component color signals during display line trace intervals, in response to samples of luminance information from the serial-access output of said video random-access memory, two-dimensionally spatially interpolated first chrominance information from the output port of said first two-dimensional spatial interpolator, and two-dimensionally spatially interpolated second chrominance information from the output port of said second two-dimensional spatial interpolator.
18. A method of utilizing a video random-access memory, having a read/write random-access port and a serial output port, for displaying images in raster-scan format from a frame or succession of frames of color video data including luminance values and chrominance values, said method comprising: describing the luminance values in digitized sampled-data format; writing into respective rows of said video random-access memory, via said read/write random access port, said digitized luminance values arranged such that respective sequences of luminance values corresponding to horizontal lines of raster scan display data may be accessed, at least a line at a time, at said serial output port; describing the chrominance values in digitized sampled-data format; writing into respective rows of said video random-access memory, exclusive of the rows in which digitized luminance values are written, said digitized chrominance values arranged so that said digitized chrominance values may be accessed at said serial output port in predetermined sequences corresponding to at least portions of respective horizontal lines of raster scan display data, and wherein said luminance and chrominance values are respectively organized in separate bit maps having respective starting addresses; reading luminance values corresponding to a complete horizontal line of raster scan display from rows of memory containing luminance values, and reading chrominance values corresponding to at least a portion of a horizontal line of raster scan display from rows of memory containing chrominance values, within a line interval of said raster scan display to produce sequences of luminance values corresponding to respective horizontal lines, interleaved with said predetermined sequences of chrominance values.
19. The method set forth in claim 18 wherein the ratio of sampling density of said chrominance values to said luminance values is 1:N where N is greater than 1.
Patent Citations (12)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US4163248 | 1979-07-01 | Heitmann | |
| US4206457 | 1980-06-01 | Weisbecker et al. | |
| US4210927 | 1980-07-01 | Yumde et al. | |
| US4302776 | 1981-11-01 | Taylor et al. | |
| US4303947 | 1981-12-01 | Stoffel | |
| US4428059 | 1984-01-01 | Gessert | |
| US4503454 | 1985-03-01 | Lewis | |
| US4531151 | 1985-07-01 | Hentschke | |
| US4580163 | 1986-04-01 | Hartmeier | |
| US4633295 | 1986-12-01 | van de Polder et al. | |
| US4661987 | 1987-04-01 | Anderson et al. | |
| JPX70718 | 1978-06-01 |