Digital Phase-Locked Loop Circuit

This invention relates to a digital phase-locked loop (PLL) circuit for use in a signal demodulation circuit, etc., which generates a synchronization signal in synchronization with an input signal.

A conventional PLL circuit is shown in FIG. 1 which generates a signal in synchronization with an input signal during a serial data transmission.

In this PLL circuit, programmable counter 1 receives and frequency-divides a reference clock pulse of a frequency substantially N times (N: an integer) the frequency of an input signal In to produce a synchronization signal. Phase detector or phase comparator 2 detects a phase difference between the synchronization signal and input signal to allow the preset value of up/down counter 3 to be incremented or decremented so that the frequency division ratio of programmable counter 1 may be varied. Where the input signal is phase-advanced ahead of the synchronization signal, the frequency division ratio is made smaller to advance the phase of the synchronization signal. Where, on the other hand, the input signal is phase-delayed behind the synchronization signal, the frequency division ratio is made greater to delay the phase of the synchronization signal.

In the conventional PLL circuit, the phase of the synchronization signal varies in units of 2.pi./N radians and, in order to obtain a minute phase difference or time resolution, it is necessary to enhance the frequency of the reference clock and thus make the value of N greater. A programmable counter and an associated input circuit are thus required to perform a high-speed operation. However, the high-speed operation is restricted in the programmable counter and it is therefore difficult to implement a programmable counter of such a type as to satisfy the requirement for a high-speed operation. Since, even if the phase of the input signal substantially coincides with that of the synchronization signal, that is, the phase difference is set within a range of .+-.2.pi./N, a fluctuation occurs by the phase of .+-.2.pi./N radians, and it is difficult to obtain a stable synchronization signal.

It is accordingly an object of this invention to provide a digital phase-locked loop circuit whereby, without increasing the frequency of a reference clock signal or using a high-speed programmable counter, an enhanced time resolution and the reduction of a fluctuation in the phase of a synchronization signal can both be achieved, which have so far been impossible in a conventional counterpart.

According to the present invention, there is provided a reference clock generator for generating an M (M: an integer of 2 or more) number of reference clock inputs having a frequency substantially the same as N times (N: an integer) the frequency of an input signal and sequentially phase-shifted by 2.pi./M radians, an M number of counters for frequency-dividing the M number of reference clock inputs, the respective counters being sequentially operated upon receipt of a selection signal and each delivering a first output signal through a third output signal in a predetermined timing relation, a phase detector for making a phase comparison between the first output signal of selected one of said M number of counters and said input signal and producing one of a first signal representing a phase delay of said first output signal of said selected counter and a second signal representing a phase advance of said first output signal of said selected counter, and a selection circuit for receiving the signals of said phase detector and the output signals of said M number of counters and sequentially delivering the selection signal in a cyclic fashion in a predetermined direction to said M number of counters to decrease the phase difference between both the signals supplied to said phase detector so that the first output signal of the selected counter is used as a synchronization output signal.

In the PLL circuit of this invention, a reference clock generator delivers an M number (M: an integer of 2 or more) of reference clock signals having a frequency substantially N times (N: an integer) the frequency of an input signal and sequentially phase-shifted by 2.pi./M radians to an M number of counters for frequency division, a phase detector makes a phase comparison between the input signal and a predetermined one of the output signals of a selected counter and delivers an up-signal or a down-signal, and a selection circuit selects one of the M number of counters upon receipt of an up- or down-signal of the phase detector and output signals of the counters.

During the receipt of a result of comparison representing that the synchronization signal is phase-delayed behind the input signal, the selection circuit sequentially selects the M number of counters one by one in a cyclic fashion in such a direction as to permit the reference clock input to be correspondingly phase-advanced. As a result, the frequency-divided output signal from the counter to be supplied to the phase detector can be sequentially phase-advanced by 1/M of one cycle of the reference clock. During the receipt of a result of comparison indicating that the synchronization signal is phase advanced ahead of the input signal, on the other hand, the selection circuit sequentially selects the M number of counters one by one in a cyclic fashion in such a direction as to allow the reference clock input to be phase-delayed. In this way, the frequency-divided output signal from the counter to be supplied to the phase detector can be sequentially phase-delayed by 1/M of one cycle of the reference clock.

Thus, where a phase difference occurs between the input signal and the synchronization signal, one cycle time of the synchronization signal is increased or decreased by 1/M of one cycle of the reference clock, thus assuring an enhanced time resolution. Where a phase coincidence substantially occurs between the input signal and the synchronization signal, that is, where the phase difference is within a range of .+-.2.pi./(N.times.M), the phase delaying and advancing operations are cyclically repeated according to this invention and thus a fluctuation in the phase of the consequent synchronization signal is restricted to .+-.2.pi./(N.times.M) radians.

FIG. 1 is a circuit diagram showing a conventional digital PLL circuit;

FIG. 2 is a circuit diagram showing a digital PLL circuit according to an embodiment of this invention;

FIG. 3 shows a time chart of the operation of counters in a PLL circuit of FIG. 2;

FIGS. 4, 5 and 6 show a practical form of selection circuits 13.sub.i, 13.sub.l and 13.sub.m in a PLL circuit of FIG. 2, respectively;

FIG. 7 shows a typical form of phase detector shown in FIG. 2;

FIG. 8. shows a time chart of the operation of the phase detector of FIG. 7;

FIG. 9 shows a time chart of the operation of the digital PLL circuit of FIG. 2; and

FIG. 10 is a view showing an operation sequence of counters of the digital PLL circuit shown in FIG. 2.

A digital PLL circuit according to an embodiment of this invention will be explained below with reference to the accompanying drawings.

In FIG. 2, input signal In is input to phase comparator or phase detector 15. Reference clock generator 11 generates an M number of reference clocks f.sub.1, f.sub.2, . . . f.sub.i, . . . f.sub.m, (M=m: an integer more than 2) each having a frequency substantially the same as N times (N: an integer) the frequency of input signal In and having a phase difference of a 2 /M radians. Reference clocks f.sub.1, f.sub.2, . . . f.sub.i, . . . f.sub.m are supplied as count inputs to counters 12.sub.1, 12.sub.2, . . . 12.sub.i, . . . 12.sub.m. Counters 12.sub.1, 12.sub.2, . . . 12.sub.i, . . . 12.sub.m frequency-divide the reference clocks f.sub.1, f.sub.2, . . . f.sub.i, . . . f.sub.m, respectively.

Counters 12.sub.1, 12.sub.2, . . . 12.sub.i, . . . 12.sub.m start operation and count reference clocks f.sub.1, f.sub.2, . . . f.sub.i, . . . f.sub.m, when counters 12.sub.1, 12.sub.2, . . . 12.sub.i, . . . 12.sub.m receive a selection signal SEL from selection circuits 13.sub.1, 13.sub.2, . . . 13.sub.i, . . . 13.sub.m provided in correspondence to counters 12.sub.1, 12.sub.2, . . . 12.sub.i, . . . 12.sub.m.

Specifically, when counter 12.sub.1 receives selection signal SEL from selection circuit 13.sub.1, counter 12.sub.1 starts to operate and count reference clock f.sub.1 from reference clock generator 11 and generates frequency-divided output signals out1, out2 and out3. When counter 12.sub.2 receives selection signal SEL from selection circuit 13.sub.2, counter 12.sub.2 starts to operate and count reference clock f.sub.2 from reference clock generator 11 and generates frequency-divided output signals out1, out2 and out3. When counter 12.sub.i receives selection signal SEL from selection circuit 13.sub.i, counter 12.sub.i starts to operate and count reference clock f.sub.i from reference clock generator 11 and generates frequency-divided output signals out1, out2 and out3. Similarly, when counter 12.sub.m receives selection signal SEL from selection circuit 13.sub.m, counter 12.sub.m starts to operate and count reference clock f.sub.m from reference clock generator 11 and generates frequency-divided output signals out1, out2 and out3. First output signals out1 of counters 12.sub.1, 12.sub.2, . . . 12.sub.i, . . . 12.sub.m are different in phase. Second output signals out2 of counters 12.sub.1, 12.sub.2, . . . 12.sub.i, . . . 12.sub.m are different in phase. Similarly, third output signals out3 of counters 12.sub.1, 12.sub.2, . . . 12.sub.1, . . . 12.sub.m are different in phase.

Each selection circuit receives first output signals out1 of those counters other than the currently-selected counter. Specifically, selection circuit 13.sub.1 receives first output signals out1 from counters 12.sub.2, 12.sub.3, . . . 12.sub.i, . . . 12.sub.m. Selection circuit 13.sub.2 receives first output signals out1 from counters 12.sub.1, 12.sub.3, . . . 12.sub.i, . . . 12.sub.m. Selection circuit 13.sub.i receives first output signals out1, from counters 12.sub.1, 12.sub.2, . . . 12.sub.i-1, 12.sub.i+1, . . . 12.sub.m. Similarly, selection circuit 13.sub.m receives first output signals out1 from counters 12.sub.1, 12.sub.2, . . . 12.sub.i, . . . 12.sub.m-1.

Each selection circuit also receives second output signal out2 of the counter for receiving the reference clock advanced by 2.pi./M, compared to that received by the counter corresponding to the currently-operated selection circuit. Specifically, selection circuit 13.sub.1 receives second output signal out2 of counter 12.sub.2. Selection circuit 13.sub.2 receives second output signal out2 of counter 12.sub.3. Selection circuit 13.sub.i receives second output signal out2 of counters 12.sub.i+1. Similarly, selection circuit 13.sub.m receives second output signal out2 of counter 12.sub.1.

Each selection circuit also receives third output signal out3 of the counter for receiving the reference clock behind by 2.pi./M, compared to that received by the counter corresponding to the currently-operated selection circuit. Specifically, selection circuit 13.sub.1 receives third output signal out3 of counter 12.sub.m. Selection circuit 13.sub.2 receives third output signal out3 of counter 12.sub.1. Selection circuit 13.sub.i receives third output signal out3 of counter 12.sub.i-1. Similarly, selection circuit 13.sub.m receives third output signal out3 of counter 12.sub.m-1.

First output signals out1 from all the counters are also input to OR gate circuit 14. OR circuit 14 takes a logical sum of the first output signals out1 of all the counters and produces an output signal as a synchronization signal Sync. Synchronization signal Sync is input to phase detector 15 and also is output at an output terminal of the whole circuit. Phase detector 15 receives the synchronization signal Sync and input signal In and compares them with each other. The phase detector delivers an up-signal when the synchronization signal is phase-delayed and a down-signal when the synchronization signal is phase-advanced.

Each of the selection circuits delivers selection signal SEL according to the up- or down-signal and the output signals from the counters. A typical signal chart of counters 12.sub.1, 12.sub.2, . . . 12.sub.i, . . . 12.sub.m is shown in FIG. 3. The operation of counter 12.sub.1 will now be explained below with reference to FIG. 3.

Counter 12.sub.1 starts a count operation of input reference clocks f.sub.1 upon receipt of selection signal SEL from selection circuit 13.sub.1.

Reference clock f.sub.1 has a frequency substantially eight times (N times) the frequency of input signal In. When counter 12.sub.1 receives selection signal SEL from selection circuit 13.sub.1, counter 12.sub.1 starts to count and frequency-divide input reference clock f.sub.1. When selection signal SEL of selection circuit 13.sub.1 stops, counter 12.sub.1 stops its counting operation. Counter 12.sub.1 outputs first output signal out1 from the start time of its counting operation until that count is made 8/2=4 times (N/2 times). That is, counter 12.sub.1 outputs first output signal out1 from the rising edge of first pulse P.sub.1 to the rising edge of fifth pulse P.sub.5. Counter 12.sub.1 also outputs second output signal out2 from the eighth (Nth) count time until selection signal SEL from selection circuit 13.sub.1 stops. That is, counter 12.sub.1 outputs second output signal out2 from the rising edge of eighth pulse P.sub.8 to the end of selection signal SEL of selection circuit 13.sub.1. Counter 12.sub.1 also outputs third output signal out from the ninth {(N+1)th } count time until selection signal SEL of selection circuit 13.sub.1 stops. That is, counter 12.sub.1 outputs third output signal out3 from the rising edge of ninth pulse P.sub.9 to the end of selection signal SEL of selection circuit 13.sub.1.

Other counters 12.sub.2, . . . 12.sub.i, . . . 12.sub.m are operated substantially in the same manner as in counter 12.sub.1, therefore the description of operation thereof are omitted.

FIG. 4 shows a typical form of selection circuit 13.sub.i. That is, a 2-input AND gate 31 receives a down-signal from phase detector 15 and a third output signal out3 from counter 12.sub.i-1, and a 2-input AND gate 32 receives an up-signal from phase detector 15 and a second signal out2 from counter 12.sub.i+1. A 2-input OR gate 33 receives the outputs of AND gates 31 and 32 to take a logical sum thereof and the logical sum output of OR gate 33 is supplied to a set terminal S of SR type flip-flop circuit 34. OR gate 35 receives the first output signals out1 of those counters other than counter 12.sub.i to take a logical sum and delivers a logical sum output to a reset terminal R of SR type flip-flop 34. Flip-flop circuit 34 delivers selection signal SEL as a Q output. As shown in FIG. 5, for selection circuit 13.sub.1, use is made, as third signal out3 from 12.sub.i-1, of third signal out3 from counter 12.sub.m. Also, as shown in FIG. 6, for selection circuit 13.sub.m, second signal out2 from counter 12.sub.1 is used as counter 12.sub.i+1. Selection circuit 13.sub.i delivers the selection signal SEL when it receives the down-signal from phase detector 15 and third signal out3 from counter 12.sub.i-1 or when it receives the up-signal from phase detector 15 and second signal out2 of the counter 12.sub.i+1. The selection signal continues until selection circuit 13.sub.i receives first signal out1 from those counters other than counter 12.sub.i.

A typical form of phase detector 15 is shown in FIG. 7. Input signal In is input to one terminal of exclusive OR gate 51 directly and also input to the other terminal of the OR gate 51 through delay circuit 52 having delay time t.sub.A. An output pulse of the exclusive OR gate 51 is input to the trigger terminal of D-type flip-flop circuit 53. Synchronization signal Sync is input to the D-terminal of flip-flop circuit 53. The synchronization signal is also input to the clear-terminal CLR of flip-flop circuit 53 through delay circuit 54 having delay time t.sub.B. The synchronization signal is also input to the trigger terminal of D-type flip-flop circuit 55 through inverter 56. The Q output of flip-flop circuit 53 is input to the D-terminal of flip-flop circuit 55. The Q output of flip-flop circuit 55 is used as an up-signal and Q output of flip-flop circuit 55 is used as a down-signal.

The operation of phase detector shown in FIG. 7 will now be described with reference to the signal charts of FIG. 8.

When a level of the input signal is inverted, the exclusive OR gate 51 outputs pulse P.sub.1, P.sub.2, P.sub.3, P.sub.4, P.sub.5 or P.sub.6 having time width tA. Since pulse P.sub.1 is intermediate in one bit time T, synchronization signal Sync is sampled by flip-flop circuit 53 at the rising edge of pulse P.sub.1. Therefore, the Q output of flip-flop circuit 53 is rendered to logic 1 level. When the synchronization signal falls to logic 0 level, flip-flop circuit 55 samples Q output of flip-flop circuit 53 to produce an up-signal. The synchronization signal is delayed through delay circuit 54 with time tB and input to CLR terminal of flip-flop circuit 53. Therefore, after the time tB has elapsed from when the synchronization signal falls to logic 0 level, Q output of flip-flop circuit 53 is rendered to logic "0" level.

When Manchester encoded input data has successive bits of a same value for example, "1", "1" or "0", "0", a level inversion occurs between the adjacent bits of a same value. At this time, exclusive OR circuit 51 produces pulses P.sub.2 or P.sub.5. However, pulses P.sub.2, P.sub.5 should be prevented from being used as a sampling signal of the syncroniization signal. In order to achieve the prevention, delay circuit 54 is provided. By the provision of delay circuit 54, Q output of flip-flop circuit 53 is kept at logical "0" level during delay time tB of delay circuit 54 after the synchronization signal rises to logic 1 level. Therefore, even when pulses P.sub.2 or P.sub.5 appear while the time tB has not elapsed from when the synchronization signal rises to logic 1 level, the Q output of flip-flop circuit 53 is not changed by the ineffective pulses P.sub.2, P.sub.5. When an inversion of the input signal appears after a falling of the synchronization signal and pulse P.sub.3 appears, since Q output of flip-flop circuit 53 is kept at logic "0" level, a down-signal is generated.

The operation of the digital PLL circuit of FIG. 2, when, for example, N=4 and M=3, will be explained below with reference to FIGS. 9 and 10. Counter 12.sub.3 and selection circuit 13.sub.3 referred to in the following descriptions are not shown, in order to simplify the drawings.

In FIG. 9, the reference clocks f.sub.1, f.sub.2, f.sub.3 are sequentially phase-delayed by a 1/3 clock cycle (that is, 2/3 radians corresponding to one-third the cycle period of f.sub.1, f.sub.2, f.sub.3) and input to first, second and third counters 12.sub.1, 12.sub.2, 12.sub.3 for counting. In FIG. 9, for brevity in explanation, the signal waveforms of counters 12.sub.1, 12.sub.2 alone are shown with the waveform of counter 12.sub.3 omitted.

Assume that counter 12.sub.2 is selected by selection signal SEL from selector 13.sub.2. Counter 12.sub.2 performs a counting operation of reference clock f.sub.2, from the leading edge of the reference clock f.sub.2, as indicated by "P.sub.1 " in FIG. 9, and the first signal out1 through the third signal out3 are delivered as frequency-divided output signals. Since at this time counter 12.sub.1 and 12.sub.3 stop their operation, the first signal out1 of counter 12.sub.2 is output, as the synchronization signal Sync, through OR gate circuit 14. The synchronization signal Sync, together with the input signal In, is supplied to phase detector 15 for phase comparison.

When the synchronization signal Sync is behind the input signal In in phase, phase detector 15 delivers an up-signal. The up-signal is supplied to selection circuits 13.sub.1, 13.sub.2, 13.sub.3. The second signal out2 from counter 12.sub.2 is supplied to the selection circuit 13.sub.1. Since selection circuit 13.sub.1 receives both the up-signal and the second signal out2 from counter 12.sub.2, selection circuit 13.sub.1 delivers selection signal SEL to counter 12.sub.1 at a point of time at which counter 12.sub.2 generates the second signal out2 , i.e. at the leading edge of the reference clock f.sub.2, as indicated by "P.sub.4 " in FIG. 9. Thus, counter 12.sub.1 starts its counting operation of the reference clock f.sub.1 from the leading edge of the reference clock f.sub.1, as indicated by "P.sub.1 ", occurring after the receipt of the selection signal SEL from selection circuit 13.sub.1, and delivers the first signal out1 through the third signal out3. By the first signal out1 of counter 12.sub.1, the selection signal SEL of selection circuit 13.sub.2 turns off, stopping the operation of counter 12.sub.2. Thus, in place of the first signal out1 from counter 12.sub.2, the first signal out1 of counter 12.sub.1 is now input, as the synchronizing signal, to phase detector 15. Since the reference clock f.sub.1 is phase-advanced by a 1/3 clock cycle with respect to the reference clock f.sub.2, the leading edge of the reference clock f.sub.1, as indicated by "P.sub.1 " in FIG. 9, is phase-advanced by a 1/3 clock cycle with respect to that of the reference clock f.sub.2, as indicated by "P.sub.5 " in FIG. 9. In this way, the synchronization signal is phase-advanced by the 1/3 clock cycle in comparison with the case where the first signal out1 is repeatedly output through the continued operation of counter 12.sub.2.

When, on the other hand, the synchronization signal is phase-advanced, then phase detector 15 delivers a down-signal as an output signal. For convenience sake, assume that counter 12.sub.1 is selected by the selection signal SEL from selection circuit 13.sub.1, though the output waveform of third counter 12.sub.3 is not shown in FIG. 9. Counter 12.sub.1 performs a counting operation of reference clock f.sub.1, from the leading edge of the reference clock f.sub.1, as indicated by "P.sub.1 " in FIG. 9, and delivers the first signal out1 through third signal out3. Since, at this time, counters 12.sub.2 and 12.sub.3 stop their operation, the first signal out1 of counter 12.sub.1 is delivered, as a synchronization signal, through OR circuit 14 to phase comparator 15. Phase detector 15 compares the synchronization signal with the input signal with respect to their phase and delivers a down-signal to the selection circuits 13.sub.1, 13.sub.2, and 13.sub.3. The third signal out3 from counter 12.sub.1 is supplied to second selection circuit 13.sub.2. Since selection circuit 13.sub.2 receives both the down-signal and the third signal out3 from counter 12.sub.1, selection circuit 13.sub.2 delivers the selection signal SEL to counter 12.sub.2 when third signal out3 of counter 12.sub.1 is generated, that is, at the leading edge of the reference clock f.sub.1, as indicated by "P.sub.5 " in FIG. 9. Counter 12.sub.2 starts its counting operation of the reference clock f.sub.2, from the leading edge of the reference clock f.sub.2, as indicated by "P.sub.1 '", occurring after the receipt of the selection signal SEL from the selection circuit 13.sub.2, and delivers a first signal out1 through a third signal out3. Because of first signal out1 of counter 12.sub.2, the selection signal SEL of the first selection circuit 13.sub.1 turns off, and counter 12.sub.1 stops its counting operation. Thus, in place of the first signal out1 of counter 12.sub.1, the first signal out1 of counter 12.sub.2 is now supplied, as a synchronization signal, to phase detector 15. Since the reference clock f.sub.2 is phase-delayed by a 1/3 clock cycle with reference to the reference clock f.sub.1, the leading edge of the reference clock f.sub.2, as indicated by "P.sub.1 '", is phase-delayed by a 1/3 clock cycle with respect to the leading edge of the reference clock f.sub.1, as indicated by "P.sub.5 " in FIG. 9, and the synchronization signal obtained is delayed by a 1/3 clock cycle.

As will be understood from the above, when the synchronization signal is phase-delayed behind the input signal, phase detector 15 generates up-signals to the selection circuits. The selection circuits sequentially operate counters 12.sub.1, 12.sub.2, 12.sub.3 in a cyclic fashion, in the order of 12.sub.1 .fwdarw.12.sub.3 .fwdarw.12.sub.2 .fwdarw.12.sub.1, in a direction in which the reference clock input in sequentially phase-advanced (FIG. 10). Therefore, the synchronization signal is phase-advanced by a 1/3 clock cycle for each variation. When, on the other hand, the synchronization signal is phase-advanced ahead of the input signal, phase detector 15 generates down-signals to the selection circuits. Therefore, the selection circuits sequentially operate counters 12.sub.1, 12.sub.2, 12.sub.3 in a cyclic fashion, in the order of 12.sub.1 .fwdarw.12.sub.2 .fwdarw.12.sub.3 .fwdarw.12.sub.1, and thus the synchronization signal can be phase-delayed by a 1/3 clock cycle for each variation (FIG. 10). Since the synchronization signal is controlled by a 1/3 clock cycle for each variation, the one-cycle time of the synchronization signal is controlled by units of ##EQU1## thus markedly enhancing a "time resolution" of the synchronization signal. Where a phase coincidence substantially occurs between the synchronization signal and the input signal, that is, the phase difference is within a range of .+-.2.pi./(N.times.M), then the phase detector produces the up-and down-signals alternately, so that a possible fluctuation is restricted to ##EQU2## Although, in the aforementioned embodiment, the synchronization signal has been explained as being compared with the input signal with respect to their phase, it may be phase-compared with another input signal, as the case may be, which is associated with the synchronization signal.

In the PLL circuit of this invention, while use is made of the M number of reference clocks of a frequency N times that of the synchronization signal, as in the prior art circuit, the phase variation of the synchronization signal can be reduced to 2.pi./(N.times.M) radians and it is, therefore, possible to obtain an M times resolution in comparison with a phase variation of 2.pi./N radians in the conventional digital comparator. In order to achieve the same resolution as that in the prior art circuit, it is only necessary to use a reference clock frequency 1/M times that in the prior art circuit. Thus a PLL circuit can be implemented as an inexpensive low-speed unit. Furthermore, with a phase coincidence substantially established between the input signal and the synchronization signal, that is, with a phase difference set within a range of .+-.2.pi./(N.times.M), the phase fluctuation of the synchronization signal is restricted to .+-.2.pi./(N.times.M).