Background of the Invention
The present invention relates generally to high resolution and high chromaticity color monitors and televisions. More particularly, the present invention relates to a novel system for providing accurate color reproduction for color monitors and televisions.
In many military and industrial raster-scanned monitor applications, it has been found to be beneficial to display the monitored information on a video screen as color-coded graphics and alphanumeric data. While there are definite advantages to displaying color-coded data in military command and industrial control situations, such advantages could not heretofore be realized because, owing to the amount of data to be displayed on the screen, color monitor displays were not capable of sufficient resolution, color accuracy and color purity.
In fact, heretofore, monochrome video monitors actually outperformed conventional color displays in such areas as sharpness and legibility of data over the entire display surface; color control and reproducibility; adaptability to the human operator; immunity to shock and vibration; and performance stability over time.
In order to provide for the effective display of multi-colored data and graphics on a color monitor, the monitor must produce very high true visual display resolution and accurately reproducible colors. The colors produced must be free of visible jitter, drift and misconvergence, on the entire display surface of the monitor screen, including the edges and corners. In such manner, the display parameters are controlled to optimize the ability of the operator to read the color-coded display data. In the past, to achieve such accuracy of display parameters required frequent maintenance, sometimes under adverse environmental operating conditions.
The achievement of such characteristics provides high legibility and accurate reading of high density display data typically found in military command and control applications. In such applications, as well as various other industrial and transportation control enterprises, characters, complex symbols and other details must be small to minimize the overlapping and unreadability of the data. The display quality of monitors built to achieve the above characteristics equals or surpasses that of the best monochrome monitors of comparable size, while providing the additional benefits of color-coding.
Military command and control systems are increasingly required to cope with dense target environments requiring rapid processing, display and decision-making on large amounts of data. The display system must present the data to the operator in a form which enables him to quickly and accurately identify and track items of interest amid the clutter and overlapping of many or similar-appearing items. Further, such items are constantly changing positions, with the frequent, random appearance of new items, usually near the edges of the display.
Color-coding of the display data can improve operator accuracy, shorten his reaction time and lessen his fatigue, by serving as a highlighter and an aid to discrimination of similar-appearing data in a dense display. Such benefits have encouraged increased use of color displays, both in military applications, and also civilian activities, such as air traffic control systems.
Prior to the present invention, several parameters of color display performance have been less satisfactory than those of monochrome displays for such usage. The present invention has resulted in significant improvements that are necessary in order to achieve any benefit from the addition of color-coding. Such improvements are in the areas of legibility, that is, the crispness and readability of the data; chromaticity, that is, color control for optimum human perception and readability; and color convergence, that is, the coincidence of position of primary colors and performance stability over time. The color monitor described generally, and the color correction circuit specifically described herein, achieve such performance goals.
The color reproducibility circuitry of the present invention is designed to provide a highly legible display, as well as to accurately display selected colors controlled to close tolerances, for example, within 10%, over varying temperature and adverse environmental conditions. Such color reproducibility is achieved regardless of operator settings of the brightness and contrast controls.
Summary and Objects of the Invention
In view of the foregoing, it should be apparent that there still exists a need in the art for a color monitor having a highly accurate video processor circuit such that the display exhibits a high degree of legibility, color resolution and color accuracy. It is, therefore, a primary object of this invention to provide a color monitor having a video processor circuit resulting in a display which exhibits a high degree of legibility, color resolution and color accuracy and which has particular application in military command and control environments, as well as in civilian environments.
More particularly, it is an object of the present invention to provide a color monitor having video processor circuitry capable of providing a highly accurate and precise color function such that the color accuracy is controlled to a tolerance of approximately 10%.
It is another object of the present invention to provide a color monitor having a video processor circuit constructed of digital and analog circuit components such that it can operate accurately under adverse environmental conditions.
Yet another object of the present invention is to provide a color monitor having a video processor circuit which utilitzes a 3 bit color code to provide up to eight different colors, including black, on its display.
Still another object of the present invention is to provide a color monitor having a video processor circuit which utilizes digital-to-analog conversion of a three bit input digital code to set the RGB amplitude components of each data color to the required center value.
It is a further object of the present invention to provide a color monitor which uses a video processor circuit having three feedback loops which maintain the brightness of each primary color to within 10% of the desired value over the full range of operating environments.
Another object of the present invention is to provide a color monitor having a video processor circuit having three feedback loops in each of the three primary color channels which include both the final video amplifier and the CRT in order to achieve equalization, or color tracking, and stabilization of their combined signal-to-brightness transfer characteristics against CRT and circuit drift.
It is another object of the present invention to provide a color monitor having a video processor circuit in which the color produced is independent of the operator set brightness and contrast settings by using color tracking and non-additive mixing of raster background color and data colors.
Briefly described, these and other objects of the present invention are accomplished by providing a color monitor having a video processor circuit which utilizes three feedback loops associated with and not affecting each of the three primary color channels. Each of the feedback loops include both the final video amplifier and the CRT in order to achieve equalization and stabilization of their combined signal-to-brightness transfer characteristics against both CRT and circuit drift. The video processor circuitry includes an analog-to-digital converter for conversion of the three bit digital code to an analog signal representing the amplitude component of each of the RGB colors. Each video processor channel circuitry also includes a video preamplifier and amplifier, as well as three feedback loops, one each for establishing the white and black sample levels and one for providing for CRT cathode stabilization by setting blanking bias levels using a sample of the CRT cathode current.
Brief Description of the Drawings
FIG. 1 is a block diagram of the circuitry of the color monitor of the present invention;
FIG. 2 is a block diagram of the video amplifier circuitry of the present invention;
FIG. 3 is a schematic block diagram of the white level control circuitry contained in the video amplifier circuitry of FIG. 2;
FIG. 4 is a schematic block diagram of the black level control circuitry contained in the video amplifier circuitry of FIG. 2;
FIG. 5 is a schematic block diagram of the cathode stabilization circuitry contained in the video amplifier circuitry of FIG. 2; and
FIG. 6 is an electrical schematic diagram of the circuitry of the cathode stabilization circuitry of FIG. 5.
Detailed Description of the Preferred Embodiment
At the outset, it should be pointed out that circuits which perform the functions indicated in the blocks of FIG. 1 are known to those of ordinary skill in the art, and others, for use in color monitors. Thus, only certain portions of that circuitry have been described in detail herein, so as not to unnecessarily obscure the present invention.
Referring now to the various drawing figures, in which like elements are indicated by like reference numerals throughout, there is shown in FIG. 1, in schematic block diagram form, the color monitor of the present invention. The color monitor receives, through its video interface and synchronization and on-board test circuits 10 and 12, respectively, a 36 MHz clock signal, composite sync signal and a three digital bit color signal, and thus is capable of reproducing eight different colors. A horizontal drive and clock signal is provided to the digital convergence generator 14 and also to the horizontal deflection and dynamic focus circuit 16.
The general functioning of the remaining circuitry shown in FIG. 1 is believed to be known. However, the digital convergence generator circuitry 14 is the subject of a co-pending U.S. patent application Ser. No. 722,935, filed concurrently herewith and commonly assigned to the assignee of this application. The disclosure of that patent application is hereby incorporated as if set forth in full herein.
FIG. 2 shows the circuitry of the video amplifier and processor 18 of the color monitor shown in FIG. 1. However, it should be understood that three such video amplifiers and processors, one for each of the three colors, red, green and blue, are used in the color monitor shown in FIG. 1.
The video processor circuit 18 receives three color intensity bits (only two in the case of the blue video processor) and one background bit from the video synchronizer 12. The received video bit information is applied to the input of the digital-to-analog converter 200, where the bits are converted to analog video signals. Adjustments are provided to control the D/A output for each input bit, thereby controlling the CRT output intensity for a given bit input. The analog video signals are preamplified in video preamp 202 and fed to the cathode 520 of the CRT 22 via the video output circuit 204. The video preamp 202 and video output circuit 204 function as a high gain/bandwidth amplifier to provide the necessary CRT drive signals.
The video processor and amplifier 18 also generates the video blanking driver signals that are output to the blanking grid 522 of the CRT 22 by blanking amplifier 206. In addition, white and black level sample circuits 208 and 210 and a beam sample or cathode stabilization circuit 212 are utilized. Those circuits are shown in FIGS. 3-6 and are described hereinafter.
In order to control the brightness and contrast of the CRT 22, the video amplifier 18 receives voltage reference information from the display control panel 24. The desired contrast and brightness settings are determined by the position of potentiometers 214 and 216, which are contained in the control panel 24. The voltage output from the brightness potentiometer 214 is buffered by buffer 218 and fed to the white level control circuit 208 which then sends it to the D/A converter 200 where it is used to adjust the amplitude of the analog voltage derived from the binary input color bits. It is also added to the signal from the contrast control 216 in the brightness buffer 220. It is then sent to the D/A converter 200, where it is used to control the D/A converter when a background bit is present.
The video processor 18 also receives a horizontal parabola signal from the horizontal deflection circuit 16 and a vertical parabola signal from the digital convergence circuit 14. Those two signals are summed in summer 228. The amplitude of the summed parabola signal is controlled by a potentiometer 230, connected to the output of the summer 228. The output of the potentiometer 230 is buffered by buffer 232 and then fed to buffer 224 where it is added to the output from the black level sample circuit 210. The resultant signal modifies the color analog output signal at the video output circuit 204 to control CRT brightness uniformity.
The brightness control 214 is utilized to establish a voltage reference against which the output of the video amplifier 18 is measured when a white sample is present as an input to the D/A converter 200. In the event an error is measured between the brightness reference and the white sample video output pulse, the gain of the D/A converter 200 is adjusted by control loop circuitry 208, to be described hereinafter in connection with FIG. 3, in order to establish a fixed white sample video output for a given brightness setting.
In order to likewise maintain a fixed black video level output from the video amplifier 18, a second control loop circuit 210, to be described hereinafter in connection with FIG. 4, is provided. That is accomplished by measuring the video output from video output circuit 204 at a time when no video is present. For that purpose, the video output from the video output circuit 204 is fed, via a buffer 222, as an input to the black sample feedback loop circuit 210, where it is compared against the reference.
In the event any error is measured between the black reference and the black level of the video output stage, it is fed through a buffer 224 to an input of the video output circuit 204, and thus, the control loop circuitry 210 adjusts the 67 volt black video level output to the desired voltage level. The timing for the black level control loop 210 is established by the black level sample signals received from the synchronizer 12. Both the black level and white level samples are made during the horizontal blanking periods.
A third feedback control loop 212 is used by the video processor circuitry 18. That control loop circuitry 212, described in connection with FIGS. 5 and 6, is used to adjust the CRT grid 522 blanking voltage level in order to control beam current. That is accomplished by measuring or sampling the cathode current of the CRT 22 during the vertical retrace time. The current measured is compared within the cathode stabilization circuitry feedback control loop 212 with a reference value. The difference or error is determined and is then inputted to the blanking amplifier 206, where it is amplified and used to set the blanking or grid 522 voltage level. A blanking voltage level adjustment will set the cathode or beam current to the desired level.
Cathode beam sample current measurements are made utilizing beam sample signals received from the synchronizer 12. Individual cathode beam sample 212, white sample 208 and black sample 210 control loops or circuits are provided for each of the three CRT guns, red, green and blue. Such a system of cathode beam stabilization, coupled with the black and white level control loops, assures an accurate color display on the CRT 22. Thus, the brightness of each primary color in the data color mix is maintained within 10% of its desired value.
Since the three feedback loops 208, 210 and 212 in each of the three primary color channels include both the final video amplifier 18 and the CRT 22, equalization or color tracking and stabilization of their combined signal-to-brightness transfer characteristics against CRT and circuit drift is achieved. In addition, the color is independent of operator brightness and contrast controls. That is obtained by the color tracking and non-additive mixing of raster background color and data colors.
Referring now to FIG. 3, there is shown the white level sample control loop 208 of the color monitor of the present invention. As previously described, the video output is fed from the video output circuit 204 to the input of a buffer 322. The thus buffered video output signal is inputted to an analog switch 300, as is a video reference pulse. The video refernce pulse applied to the analog switch 300 gates the buffered video output signal from the buffere 222 to one input of the sample and hold circuit 302. A brightness reference signal is fed to the other input. The sample-and-hold circuit 302 then compares the brightness reference signal to the buffered video output signal during the white sample signal time. The white sample and reference bits are received from the synchronizer 12, where they are developed using ROMs from the signals fed into the synchronizer circuit 12.
The white sample reference bit initiates a sample-and-hold measurement derived from the setting of the brightness potentiometer 214. The sample-and-hold circuit 302 measurement establishes the brightness or amplitudes of the video signal for a particular setting of the brightness control 214. The thus established brightness signal is then fed to the D/A converter 200, as described hereinabove.
FIG. 4 illustrates the black level sample feedback control loop circuit 210. The video output circuit 204 and buffer 222 are the same elements used by the white control circuit 208. A second analog switch 400 receives the output from the buffer 222, and during the black reference signal time, the output from the analog switch is fed to one input of a sample-and-hold circuit 402. A reference signal is applied to the other input of the sample-and-hold circuit 402. Those black reference and sample bits are also supplied from the synchronizer circuit 12, in a manner similar to that described above in connection with the white sample and reference bits.
The black reference bit applied to the analog switch 400 gates the established black level voltage setting from the buffer 222 to the sample-and-hold circuit 402. The black sample bit applied to the sample-and-hold circuit 402 initiates a sample-and-hold measurement in order to maintain the established black level voltage. The black level voltage signal output from the sample-and-hold circuit 402 is filtered by filter 404 and then inputted to summer 224, which receives as an additional input the output from brightness uniformity correction buffer 232. A bias control signal is developed at the output of summer 224 and is fed to the video output circuit 204 and thence to the cathode 520 of the CRT 22.
FIG. 5 illustrates the cathode or beam stabilization loop control circuit 212 of the color monitor of the present invention. The CRT beam current signal is output from the video output circuit 204 to a current-to-voltage converter 500. The voltage representing the CRT beam current signal is fed to one input of a sample-and-hold circuit 502 and a reference is fed to the other input. Two beam sample bits are inputted to the control loop 212, one to gate the sample-and-hold circuit 502 and the other to gate the video output stage to accept CRT beam current. The output of the sample-and-hold circuit 502 is filtered by filter 504 and then fed to the blanking amplifier 206, where it is used to set the blanking bias level, based upon the fixed CRT cathode sample current.
In addition, buffers 222 and 226 assure that the shift in the cathode voltage during the beam sample interval is sent to the blanking amplifier 206 to assure that constant levels are applied to the CRT 22, both to the grid 522 and the cathode 520, during the beam sample interval.
In the above-recited manner, the black level voltage and blanking bias levels ensure a CRT output that is a fixed function of the CRT video input. The blanking signals are applied to the the associated color control grids 522 of the CRT 22.
FIG. 6 illustrates one way in which the cathode stabilization circuit 212 of FIG. 5 may be realized. The circuit of FIG. 6 provides for both beam sampling and CRT cathode video drive. Driving the cathode instead of the grid with the video signal has the advantage of providing a lower capacitive load on the cathode circuit, thus resulting in a greater bandwidth response.
Under normal conditions of video drive, diodes 600 and 602 conduct and provide a current path to the video drive circuitry of the CRT 22.
During the beam sample interval, a first transistor 604 is turned on, grounding the negative side of the capacitor 606. The positive side of capacitor 606 turns on the diode 608 that supplies the current required by the video driver circuitry, plus additional current through diode 620, thereby clamping point A to the +V power source. Under such conditions, diode 602 becomes reverse-biased and diodes 600 and 610 have zero volts across them. At that time, the current flowing into the cathode, the CRT beam current, flows through the resistor 612 and is then amplified by the operational amplifier 614, the resistor 616 and the second transistor 618. The second transistor 618 provides the level shift to reference output voltage to ground. That output voltage is proportional to the cathode current.
There has thus been described a color television monitor in which a video processing circuit is used in order to generate a highly accurate and precise color display. Although only a preferred embodiment is specifically illustrated and described herein, it will be appreciated that many modifications and variations of the present invention are possible in light of the above teachings and within the purview of the appended claims without departing from the spirit and intended scope of the invention.