US 4,606,787 AGrant
Method and Apparatus for Manufacturing Multi Layer Printed Circuit Boards
Issue Date:1986-08-19
•19 Claims
•5 Drawing Sheets
Abstract
Methods and apparatus for providing fine line, high density multiple layer printed circuit board packages are disclosed. In the method for fabricating multiple layer printed circuit board package, a printed circuit board is formed having a conductive circuit pattern embedded in and integral with an insulator material substrate, such that the surface of the conductive circuit pattern is exposed along one surface of the substrate, and lays flush and coplanar with therewith. At least two of said boards are stacked with a layer of insulator material interposed between each pair of adjacent boards. The entire assembly is heat-pressed together to form a homogenous block of insulator material having conductive circuit patterns embedded and integrally molded therein.
Metadata
Assignee
- ETD Technology, Inc.
Inventor
- Peter P. Pelligrino
Application Information
Application Number:US 5711398
Filing Date:1984-01-13
Priority Date:1982-03-04
Art Unit:131
Classifications
IPC:
C23F 100B44C 122C03C 1500
Field of Search:
15642743017436120429150;151;629-634;645;656;666;901;902;233;235;24796-98313;314;315;319;31868.541415;23;32 R846;848;852;856
Patent Drawings (5 sheets)
Description
Brief Description of the Drawings
FIG. 1 is a side view of a substrate with a flash layer deposited thereon.
FIG. 2 is a side view of the substrate in FIG. 1, having a layer of photoresist deposited thereon.
FIG. 3 is a perspective view of the assembly in FIG. 2 with a photomask aligned thereon.
FIG. 4 is a perspective view taken along line 4--4 of FIG. 3 illustrating rectangular channels defining a conductive circuit pattern developed in the photoresist layer after the photomask is removed.
FIG. 5 is a side view of raised conductor lines deposited within the photoresist channels onto the flash layer taken along line 4--4 of FIG. 3.
FIG. 6 is a perspective view of the raised conductive circuit pattern of FIG. 5 after the remaining photoresist is removed.
FIG. 7 is a view taken along line 4--4 of FIG. 3 showing a insulator laminate layer covering the raised conductive circuit pattern and flash layer of FIG. 6.
FIG. 8 is a view taken along line 4--4 of FIG. 3 showing the assembly of FIG. 7 removed from the rigid substrate.
FIG. 9 is a top plan view of the printed circuit board assembly of FIG. 8 with the flash layer etched away thereby exposing the conductive circuit pattern embedded in and aligned flush with the insulator laminate.
FIG. 10 is a cross-section of the printed circuit board assembly taken along lines 9--9 of FIG. 9.
FIG. 11 is a side view of a printed circuit board assembly with registration holes drilled therethrough.
FIG. 12 is a perspective cross-sectional view illustrating multiple printed circuit boards and insulator laminate layers interposed therebetween stacked upon a conventional press.
FIG. 13 is a perspective view illustrating a homogenous multi-layer printed circuit board package of the present invention.
FIG. 14 is a partial perspective view illustrating electrodeposited and electroless plating layers built up on a interconnect or lead hole of the present invention.
Detailed Description of the Invention
Referring first to FIG. 1, a substrate 10 is comprised of a material such as stainless steel having a metallized surface for receiving a flash layer of electrodeposited material. In the preferred embodiment, the substrate is of a rigid metal or a metallized plate. However, many other rigid material compositions having suitable characteristics may be used, such as a metallized glass material for example metallized Pyrex, having a very low coefficient of thermal expansion. The substrate must a low coefficient of thermal expansion to insure that when a conductor is placed thereon, it will not shift or float from its design positions due to the thermal expansion of the substrate caused during a subsequent pressing step.
A flash of electrically conducting material 12, preferably copper, is electroplated onto the substrate 10. The copper flash 12 serves as a base layer upon which further electroplating of conductor lines may be applied. It also serves as a releasing material for separating the printed circuitry from the stainless steel substrate 10 after formation of the printed circuit board is complete, as will be described in detail hereinbelow.
The flash layer is as thin as can be since heat transfer characteristics of a very thin layer tend to rapid heat dissipation during heating, causing improved conductor line stability. Consequently, a flash layer of only 0.0001" to 0.0002" is deposited onto the substrate in the preferred embodiment. Furthermore a very thin layer is less wasteful of copper. The thin electroplated coating is achieved by utilizing an electroplating apparatus commonly known as a high impingement speed plating apparatus, such as is taught in U.S. Pat. No. 4,174,261 known as RISP, available from Economics Laboratory, Inc., Osborn Building, St. Paul, Minn., 55102. Alternatively, any conventional electroplating apparatus may be used for applying the copper flash to the substrate. However, known conventional electroplating apparatus generally cannot plate the extremely thin coating contemplated in the present invention without causing pinholes and other imperfections, and therefore is not preferred.
A low contact pressure is desired at the interface between the flash layer and the substrate to facilitate separating the flash layer from the substrate. Low contact pressure may be accomplished by using dissimilar materials for the flash and for the substrate, such as, but not limited to, using a copper flash with a stainless steel substrate as in the preferred embodiment. Alternatively, materials having similar surfaces may be used if either material is coated with an impurity for reducing adhesion at their interface.
In the preferred method of the invention, the printed circuitry may be fabricated on one side of the stainless steel substrate, but for multilayer applications may be fabricated on both sides of the substrate. This facilitates maximum production output, and allows optimal utilization of electroplating and other apparatus used in the method.
Referring generally to FIGS. 2 through 5, a layer of photosensitive resist material 14, such as Dryfilm, manufactured by Dupont, is applied to the copper flash surface 12 of the substrate 10 using techniques well known in the art. The photoresist will be either positive, such that it dissolves when exposed to light, or negative, i.e., it will not dissolve when exposed to light. A photomask 16 defining a conductive circuit pattern 18, is placed on top of the photoresist layer 14, by techniques widely known in the art. The photomask 16 is aligned and brought into continuous contact with the surface of the photoresist 14 to insure a high resolution of the conductive circuit pattern on the surface of the photoresist 14. The photomask masks the surface of the photoresist such that when it is exposed to light only the areas in which the conductors are to be defined are left exposed.
After the photomask 16 is exposed to light, it is removed, and the photoresist 14 is developed using a commercially available developer such as Resist Stripper manufactured by Dupont. As a result, cavities 20, are formed in the areas where the photoresist 14 dissolved exposing the copper flash 12 previously covered by said photoresist 14 in the defined conductive circuit pattern 18. The walls of cavities 20 are parallel to each other and perpendicular to the substrate 10, amounting to essentially rectangular channels running throughout the remaining undissolved photoresist 14 according to the original conductive circuit pattern 18 defined by the photomask 16.
The entire assembly is placed in a high impingement speed plating apparatus which in the preferred method is the RISP apparatus manufactured by Economics Laboratory, Inc., St. Paul, Minn. A conductive material 26, such as copper, is electrodeposited onto the exposed copper flash 12 at the bottom of the rectangular channels 20, rather than utilizing the subtractive etching method as taught in the prior art. The electrodeposited material 26 is accumulated within the channels to a desired thickness of about 1.2 to about 15 mils, the thickness being selected to prevent mushrooming of the electrodeposited material as happened in the prior art. At no time, however, should the thickness exceed the depth of the channels. The additive electroplating step produces conductor lines 26 having straight and perpendicular side walls of uniform cross-sectional width, facilitating fine line resolution, and making it possible to easily control line widths and densities of extremely narrow dimension. The use of the RISP apparatus enables the conductor lines to be plated with speed and uniformity that is considerably better than can be achieved with conventional electroplating techniques. Additionally, rapid impingement speed electroplating produces a very ductile conductor which is critical in preventing defects and failures in very narrow cross-sectioned conductor lines.
Referring generally to FIGS. 5 through 8, the photoresist layer 14 is chemically stripped away from the copper flash surface 12 exposing the raised electroplated conductive circuit lines 26 arranged in pattern 18. A layer of insulating materia1 32, such as epoxy coated fiberglass, is laminated to the copper flash layer 12 completely covering the copper flash 12 and the raised conductive circuit pattern 18. Thermosetting insulator materials such as epoxy coated fiberglass are utilized because of their low cost and good temperature characteristics. If epoxy coated fiberglass is not used, alternative materials, such as polypropylene, phenolics, or Teflon material manufactured by Dupont may be used.
The insulating layer 32 is laminated over the conductive circuit pattern 18 and the copper flash layer 12 by the application of heat and pressure as required for laminate material chosen, accomplished with a rigid pattern laminating press such as manufactured by Pasadena Hydraulic of El Monte, California. When epoxy coated fiberglass is used this lamination step can be performed at a pressure of approximately 50-250 pounds per square inch depending on the weave of the glass fabric. (Thicker glass requires more pressure to set the epoxy into the weave) and at a temperature of approximately 425 degrees Fahrenheit. The insulating material 32 will thereby flow and completely fill all the voids between the raised conductor lines 26 and will also achieve a strong bond with the conductors. The insulator material 32 should be of uniform thickness so that the conductor lines 26 of the circuit pattern 18 will be completely covered by the insulator material.
The insulator material 32, in which the conductive circuit pattern 18 is molded and embedded and which is bonded to the copper flash layer 12, is manually separated from the surface of the substrate 10. The copper flash layer 12 is then removed from the insulator material 32 using conventional etching techniques or a rapid impingment speed etching apparatus, thereby exposing the conductors 26 of the circuit pattern 18 embedded in the insulator material. FIGS. 9 and 10 show the resulting printed circuit board. As illustrated in FIG. 10, the conductors 26 of circuit pattern 18 lays flush and coplanar with the surface 34 of the insulator material 32, having no abutting edges or protruding surfaces. Thus, the conductive circuit pattern is totally restricted and cannot move. This contrasts with the floating or or shifting tendencies that commonly plague printed circuitry which have been fabricated using prior art methods, having the conductive circuit patterns raised above an insulator material base. The embedded conductor configuration that results from the present inventive method provides a durable and highly stable assembly, enabling large continuous sheets of printed circuitry to be manufactured at extremely close tolerances.
The oxide created on the copper conductors does not bond well to the insulation material. Therefore, the whole board 36 of the conductive circuit pattern 18 is immersed in a chemical bath, such as commercially available under the trademark Macublack from McDermott of Waterbury, Connecticut. The chemical coating improves the adhesion qualities of the laminate, further insuring that, if the board is stacked, the copper surface of one board will adhere to the the laminate surface of an adjacent board. This is particularly important for boards with surfaces exposing mostly copper and thus very little laminate, such as in ground and power boards.
At this stage of the invented process, a single layer of printed circuitry is complete. Having manufactured printed circuitry with the desired conductor patterns, multiple layer printed circuit packages may be fabricated. A layer of insulator material 44 is sandwiched between each layer of printed circuitry 42. This insulator material 44 is of the same composition as that used in the laminate structure of the printed circuitry. Thus, a multiplicity of printed circuit board layers 42 are stacked atop one another, with interposed layers of insulator material 44 sandwiched therebetween.
Referring generally to FIGS. 9 through 13, registration holes 38 are drilled through each printed circuit board 42 and insulation layer 44 that will be included in the multiple layer printed circuit package. An optically guided sighting system, such as that made by Sportonics, of Rockford, Ill. sites the target at which the hole should be made and then drills through the targets such that there is one hole per target. The registration holes 38 provide mounting means for stacking the printed circuit boards 42 and insulation layers 44 on mounting posts 46 so that the multiple layers of printed circuitry will align securely between a pair of pressure plates 48 (only one illustrated).
The multiple printed circuit board layers 42, with insulator material 44 sandwiched therebetween, are pressed together between the pair of pressure plates 48 in a conventional press at a temperature of 375 to 425 degrees Fahrenheit at a pressure of approximately 250 pounds per square inch to form a multi-layer package 54. However, in the preferred embodiment, when 50 psi is used to press a single layer, the same pressure will be used throughout the process.
Prior art multiple printed circuit packages often have layers that use insulator materials of different composition, or made in different manufacturing runs. Fabricating multiple-layer printed circuit board packages in accordance with the present method, however, enables the sandwiched insulator material layers, as well as the laminate base of the printed circuit board layers, to be composed of the same material. This results is a homogenous and continuous material structure when the layers are heat-pressed together to form a multilayer printed circuit board package 54. Also, since the printed circuit board layers of the present method are flush, having no protrusions or indentations, fabrication of the multilayer package is accomplished without voids or other irregularities occurring in the package structure. Further, because the surface of the each circuit board layer is flush, lower pressure may be used to form the multilayer package. The advantage of such low pressure is that warpage or distortion of the package is avoided during the pressing step.
In the prior art, internal shifting and floating that results from the use of high pressure during the multilayer package fabrication step places significant limitations on the number of circuit board layers that could comprise a single multilayer package. In the present invention, the combination of developing a homogenous insulator material in the package, along with eliminating voids through the use of flush printed circuitry, substantially increases the number of printed circuit board layers that can be pressed into a single package. The present method has been regularly practiced on a maximum of 22 board layers, and on a maximum of 40 layers on a more limited basis. However, the method is not thereby limited, and it is possible that packages with even a greater number of boards may be fabricated using the inventive method.
Referring to FIG. 14, interconnect and component lead holes 58 are then drilled through the multilayer package 44 using conventional drilling means. The holes are generally between 0.0115 and 0.093 inches in diameter. The holes are then cleaned to removed drill smear using cleaning means well known in the art or by the rapid impingement speed plating apparatus.
As generally illustrated in FIG. 14, a 0.000050 inch thickness of copper 56 is deposited on the hole walls 58 using a conventional electroless plating process. The copper deposit serves as a base for providing sufficient conductivity to carry substantial current for electrolysis. It should be noted that if this copper layer is too thin, it will simply burn away due to the heat generated during electrolysis.
Once again, the holes are cleaned and rinsed to remove impurities and surface dirt. A second thickness of copper 60 is then added electrolytically using the rapid impingement speed plating apparatus, to build up the desired conductive coating thickness along the walls of the hole 58. It is critical to this step that rapid impingement speed plating be used since conventional electroplating means cannot access the long and narrow diameter holes to provide a good conductive coating. Further, the use of the rapid impingement speed electroplating apparatus provides a copper coating having improved ductility characteristics. Thus, thermal or other expansion along the vertical axis of the hole will not cause a break in the conductor surface which could interrupting current flow.
The present invention is capable of fabricating line conductor widths and spaces as narrow as 2 mils, package layers numbering 40 or more having through holes as small as 5 mils in diameter.
While certain embodiments of the present invention have been shown and described above, it will be appreciated that the invention is not limited thereto. Accordingly, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit of the invention.
Claims
What is claimed is:
1. A method for fabricating a printed circuit board comprising the steps of: (a) electrolytically forming a uniform, relatively pin-hole free thin first layer of a conductive material on a polished, homogenous, rigid substrate having a conductive surface; wherein there is low contact pressure between the first layer and the substrate surface; (b) depositing photosensitive resist onto said first layer of conductive material; (c) masking the photosensitive resist with a photomask to define a conductive circuit pattern on the surface of the resist; (d) exposing the masked photosensitive resist to light; (e) dissolving those portions of the resist corresponding to the conductive circuit pattern, forming three-dimensional cavities in the resist, to expose said first layer of conductive material according to said circuit pattern; (f) electrolytically forming a second layer of conductive material, of the same material as that of said first conductive material, upon the exposed portions of said first layer of conductive material, wherein a raised conductive circuit pattern is formed above the general plane of said first conductive layer, conforming to the three-dimentional cavity definition of the photosensitive resist image; said first and second conductive layers being integrally bonded to one another; (g) removing previously undissolved photosenitive resist from said first layer of conductive material, thereby exposing top and sidewall surface portions of said raised conductive circuit pattern configured to the shape of said three-dimensional cavity; (h) treating at least the three-dimensional top and sidewall surface portions of said raised conductive circuit pattern so as to provide a chemical conversion coating on said surface portions, thereby enhancing the adhesion properties of said surface portions to laminate insulator materials; (i) embedding said raised conductive circuit pattern on said first conductive lyaer within a uniform thickness of laminate insulator material, whereby the laminate material strongly adheres to said raised conductive circuit pattern across the entire three-dimensional said surface portions thereof; (j) separating the first conductive layer with said attached laminate and said embedded conductive layer from the rigid substrate; and (k) etching away said first conductive layer from said insulator material; whereby the conductive circuit pattern embedded in the laminate insulator material is exposed and lays flush and coplanar with the surface of the insulator material, with uniform cross-sectional thickness across the entire circuit board.
2. The method of claim 1, wherein the raised conductive pattern is embedded in the insulator material by lamination.
3. The method of claim 1, wherein the rigid substrate has a metalized surface and a low coefficient of thermal expansion.
4. The method of claim 1, wherein the first layer of conductive material is electrodeposited on the rigid substrate utilizing a rapid impingement speed electroplating apparatus.
5. The method of claim 1, further comprising the steps of forming conductive holes through said printed circuit board for circuit components and board interconnects.
6. The method of claim 1, further comprising the steps of: (a) forming holes through said printed circuit board; (b) coating the walls of said circuit board forming said holes with a thin layer of conductive material; and (c) forming a continuous conductive surface along the walls of said coated holes.
7. The method of claim 5 wherein said holes are formed by drilling.
8. The method of claim 6, wherein said holes are coated initially by an electroless coating method for providing a thin conductive substrate layer, and subsequently by electrodepositing conductive material on said conductive substrate layer to form the continuous conductive surface along the walls of the coated holes.
9. The method of claim 1, wherein said first layer of conductive material is less than about 0.002 inches thick.
10. The method of claim 9, whrein said first layer of conductive material is less than about 0.001 inches thick.
11. The method of claim 1, wherein said first thin layer of conductive material is substantially free of pin-holes; whereby subsequent separation of said first conductive layer with the attached laminate and said embedded second conductive layer, from said substrate, are facilitated.
12. The method of claim 1, wherein said first conductive material layer is formed on said substrate so as to define a low controlled contact adhesion herebetween.
13. The method of claim 1, wherein said raised conductive pattern of said second conductive layer is formed to a thickness of about less than 0.020 inches.
14. The method as recited in claim 1, wherein the thickness of said raised conductor pattern electrolytically formed within said resist cavities is less than the thickness of said resist.
15. The method as recited in claim 1, wherein said substrate comprises stainless steel, and wherein said first layer of conductive material comprises copper.
16. The method as recited in claim 1, wherein said three-dimensional cavities formed in the resist have parallel side walls perpendicular to the exposed surface portions of said first conductive material layer; wherein said raised conductive pattern formed therein has uniform rectangular cross-sectional dimensions with parallel side walls; whereby a fine line, high density; fine-line conductive circuit board patterns can be formed thereby.
17. The method as recited in claim 1, wherein the thickness of said insulator material is no greater than four times that of said raised conductive pattern formed by said second layer of conductive material.
18. The method as recited in claim 15, wherein said second layer of conductive material comprises copper, thereby providing an integral copper-to-copper bond between said first and said second conductive layers.
19. The method as recited in claim 18, wherein said three-dimensional cavities formed in said resist have parallel side walls perpendicular to the exposed surface portions of said first conductive material layer; wherein said raised conductive circuit pattern formed therein has uniform rectangular cross-sectional dimensions with parallel side walls; and whereby the integral bond between said first and said second conductive layers enables fine line, high density conductive circuit board patterns to be formed with said raised conductive patterns, without shifting of said raised conductive patterns relative to said first conductive layer during lamination of said raised conductive pattern within said insulator material.
Patent Citations (23)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US2447541 | 1948-08-01 | Sabee et al. | |
| US2724674 | 1955-11-01 | Pritikin | |
| US2955351 | 1960-10-01 | McCreadie | |
| US2958120 | 1960-11-01 | Taylor | |
| US3102213 | 1963-08-01 | Bedson et al. | |
| US3181986 | 1965-05-01 | Pritikin | |
| US3219749 | 1965-11-01 | Schuster et al. | |
| US3324014 | 1967-06-01 | Modjeska | |
| US3350250 | 1967-10-01 | Sanz et al. | |
| US3471348 | 1969-10-01 | Shaheen et al. | |
| US3627902 | 1971-12-01 | Meyers et al. | |
| US3634159 | 1972-01-01 | Croskery | |
| US3694250 | 1972-09-01 | Grunwald et al. | |
| US3798060 | 1974-03-01 | Reed et al. | |
| US3972755 | 1976-08-01 | Misfeldt | |
| US4159222 | 1979-06-01 | Lebow et al. | |
| US4221047 | 1980-09-01 | Narken et al. | |
| US4306925 | 1981-12-01 | Lebow et al. | |
| US4354895 | 1982-10-01 | Ellis | |
| US4401521 | 1983-08-01 | Ohmura et al. | |
| CAX632087 | 1961-12-01 | ||
| CAX954634 | 1974-09-01 | ||
| SUX970737 | 1981-04-01 |
Non-Patent Literature (6)
- E. D. Miles, Flush Printed Circuits, IBM Tech. Disc. Bull., V. 1 #2, Aug. 1958.
- "Electroforming Circuit Board Process" by Peter P. Pellegrino, published by American Electroplaters' Society, Inc., approximately Jan. 20, 1981 in the AES 8th Symposium on Plating in the Electronics Industry.
- "Considerations in Producing High-Density P.C. Boards" published in Mar. 1981 edition of Electronic Packaging and Production.
- "NAPCO Plating for Printed Circuits" published in Nov. 1980 edition of Rainbow.
- "PCB Lines and Spaces: How Fine?" published in the Apr. 1981 edition of Circuits Manufacturing.
- "High Resolution Circuitization Process" by J. G. Cutillo et al, IBM.RTM. Technical Disclosure Bulletin, vol. 20, No. 9, Feb. 1978, pp. 3378-3379.