US 4,599,599 AGrant
Analog-to-Digital Converter
Issue Date:1986-07-08
•25 Claims
•8 Drawing Sheets
Abstract
An analog-to-digital converter for converting an analog input signal to a digital output signal with m upper bits and n lower bits includes at least 2.sup.m+n -1 resistors connected in a series circuit to a voltage source for establishing respective reference voltages; switch elements selectively coupled to the analog input signal and the resistors in response to a switch control signal for supplying a signal indicative of the analog input signal and the respective reference voltages; at least 2.sup.m -1 upper bit comparators for generating the switch control signal and output signals indicative of the m upper bits, with first inputs receiving the analog input signal and second inputs connected to the series circuit at intervals defining groups of the resistors; an upper bit encoder receiving the output signals from the upper bit comparators and generating the m upper bits; at least 2.sup.n -1 lower bit comparators for generating output signals indicative of the n lower bits, having first and second inputs connected to the switch elements whereby the switch elements selectively supply the signal indicative of the analog input signal to the first inputs and selectively connect the second inputs to the respective resistors in response to the switch control signal; and a lower bit encoder receiving the output signal from the lower bit comparators for generating the n lower bits.
Metadata
Assignee
- Sony Corporation
Inventors
- Takeo Sekino
- Masashi Takeda
Application Information
Application Number:US 4000587
Filing Date:1982-07-20
Priority Date:1981-07-21
Art Unit:217
Classifications
IPC:
H03K 5153
Field of Search:
340324307347 AD99 D360;361
Patent Drawings (8 sheets)
Description
Background of the Invention
1. Field of the Invention
This invention relates to an analog-to-digital converter, and more particularly, to a compact, high speed analog-to-digital converter.
2. Description of the Prior Art
Prior art analog-to-digital converters can generally be classified as either parallel-type converters or serial-to-parallel type converters.
Parallel-type analog-to-digital converters which produce n bit digital outputs generally require (2.sup.n -1) comparing circuits or comparators connected in parallel. An analog input voltage is supplied to the (2.sup.n -1) voltage comparators, and the outputs from the comparators are supplied to an encoder which then produces the n digit output.
In a serial-to-parallel type analog-to-digital converter having an output of m upper bits and n lower bits, the input voltage is supplied to a first stage of (2.sup.m -1) voltage comparing circuits or comparators, just as in the parallel-type analog-to-digital converter, to generate the m upper bits. The m upper bits are then supplied to a digital-to-analog converter and reconverted to an analog voltage. The reconverted analog voltage is then subtracted from the analog input voltage and the difference is supplied to a second stage of (2.sup.n -1) voltage comparators to derive the n lower bits.
In the parallel-type analog-to-digital converter, (2.sup.n -1) voltage comparators are required when the analog input voltage is converted to a digital output of n bits. A large number of circuit elements are required for such an analog-to-digital converter, and the resulting integrated circuit is large and has a correspondingly large power consumption.
In the serial-to-parallel analog-to-digital converter, only (2.sup.m +2.sup.n -2) voltage comparators are used when the output has m +n bits. The chip size and power consumption are reduced as compared to the parallel-type analog-to-digital converter. However, a serial-to-parallel analog-to-digital converter requires a digital-to-analog converter. If an error occurs between the first and second stages of the converter, the error is repeated in the digital output. For example, with a monotonically increasing voltage V.sub.in, if an error occurs between the first and second stages so that the output from the first stage is reduced, the digital output from the second stage will be reduced, and the digital output of the converter will not increase monotonically.
Objects and Summary of the Invention
Accordingly, it is an object of the present invention to provide an analog-to-digital converter which does not have the aforesaid problems of prior art analog-to-digital converters.
It is another object of the present invention to provide an analog-to-digital converter on a semiconductor pellet which is a compact, integrated circuit.
It is still another object of the present invention to provide a high speed analog-to-digital converter.
It is still a further object of the present invention to provide a low power consumption analog-to-digital converter.
In accordance with one aspect of the present invention, an analog-to-digital converter for converting an analog input signal to a digital output signal of m upper bits and n lower bits includes at least 2.sup.m+n -1 resistors connected in a series circuit to a voltage source for establishing respective reference voltages. Switch elements are selectively coupled to the analog input signal and the resistors by a switch control signal and supply a signal indicative of the analog input signal and the reference voltages. A plurality of upper bit comparators for generating the switch control signal and output signals indicative of the m upper bits have first inputs receiving the analog input signal and second inputs connected to the series circuit at intervals defining groups of the resistors. An upper bit encoder receives the output signals from the upper bit comparators and generates the m upper bits. A plurality of lower bit comparators for generating outputs indicative of the n lower bits have first and second inputs connected to the switch elements whereby the switch elements selectively supply the signal indicative of the analog input signal to the first inputs of the lower bit comparators and selectively connect the second inputs to the respective resistor groups in response to the switch control signal. A lower bit encoder receives the outputs from the lower bit comparators and generates the n lower bits.
The above, and other objects, features and advantages of the invention will be apparent from the following detailed description of illustrative embodiments thereof which is to be read in connection with the accompanying drawings.
Brief Description of the Drawings
FIG. 1 is a block diagram illustrating a prior art parallel-type analog-to-digital converter;
FIG. 2 is a block diagram illustrating a prior art serial-to-parallel analog-to-digital converter;
FIG. 3 illustrates an embodiment of an analog-to-digital converter in accord with the present invention;
FIGS. 4A and 4B are truth tables of encoders illustrated in FIG. 3;
FIG. 5 is a block diagram illustrating an alternate embodiment of an analog-to-digital converter in accord with the invention;
FIG. 6 is a block diagram illustrating an arrangement of circuit elements on an integrated circuit chip of an analog-to-digital converter in accord with the present invention;
FIG. 7 is a detailed block diagram illustrating the analog-to-digital converter of FIG. 6;
FIG. 8 is a sectional block diagram of an alternate arrangement of resistors and voltage comparators in an analog-to-digital converter and to which reference will be made in explaining the advantages thereover of the arrangements according to the invention; and
FIG. 9 is another sectional block diagram of an alternate arrangement of circuit elements of an analog-to-digital converter on an integrated circuit chip, and to which reference will be made in explaining the advangtages thereover of the arrangements according to the invention.
Description of the Preferred Embodiments
Referring initially to FIG. 1, a parallel-type analog-to-digital converter known in the prior art is disclosed in which an analog input voltage V.sub.in is converted to an 8 bit digital output D.sub.0 to D.sub.7. The parallel-type analog-to-digital converter of FIG. 1 has 255 voltage comparing circuits or comparators A.sub.1 to A.sub.255, providing 255 reference voltage steps V.sub.1 to V.sub.255. Analog input voltage V.sub.in is compared with each of reference voltages V.sub.1 to V.sub.255, and outputs from comparator circuits A.sub.1 to A.sub.255 are supplied to an encoder ENC which generates digital outputs D.sub.0 to D.sub.7.
In FIG. 2, a serial-to-parallel type analog-to-digital converter is shown in which analog input voltage V.sub.in is converted to a digital output voltage of n lower bits and m upper bits. In the illustrative embodiment, the n lower bits are denoted as D.sub.0 to D.sub.3, while the m upper bits are denoted as D.sub.4 to D.sub.7. Input voltage V.sub.in is supplied to a first or front stage of the serial-to-parallel type analog-to-digital converter having comparison circuits or comparators A.sub.1m to A.sub.15m and corresponding voltage steps V.sub.1m to V.sub.15m, from which outputs are supplied to upper bit encoder ENCM which generates m upper bits D.sub.4 to D.sub.7. Upper bits D.sub.4 to D.sub.7 are supplied to a digital-to-analog converter CONV where they are reconverted to an analog voltage V.sub.m. Analog voltage V.sub.m is then subtracted from input voltage V.sub.in, and the difference is supplied to a second or rear stage of the serial-to-parallel type analog-to-digital converter. The second stage has comparison circuits A.sub.1n to A.sub. 15n and corresponding voltage steps V.sub.1n to V.sub.15n, and supplies outputs to a second encoder ENCN, which generates n lower bits D.sub.0 to D.sub.3.
Referring to the embodiment of the invention illustrated in FIG. 3, three upper bit voltage comparators or coarse comparators M.sub.1, M.sub.2, and M.sub.3 are arranged on one side of resistors R.sub.0 to R.sub.15 and have emitters of transistors Q.sub.m1 and Q.sub.m2 connected together to a constant current source S.sub.m. Three lower bit voltage comparators or fine comparators N.sub.1, N.sub.2 and N.sub.3 are arranged on another side of resistors R.sub.0 to R.sub.15 and have emitters of transistors Q.sub.n1 and Q.sub.n2 connected together to a constant current source S.sub.n.
Voltage comparators A.sub.ij (where i equals 1 to 4 and j equals 1 to 3) have emitters of transistors Q.sub.1 and Q.sub.2 connected together to a collector of a current switching transistor Q.sub.3. Each row of voltage comparators A.sub.i1 to A.sub.i3 (i equals 1 to 4) functions as a first stage comparator of fine comparators N.sub.1, N.sub.2 and N.sub.3, since analog input voltage V.sub.in is compared to reference voltages V.sub.i (i equals 1 to 15) in voltage comparators A.sub.i1 to A.sub.i3.
Resistors R.sub.0 to R.sub.15 having equivalent resistance values are connected in series as a resistor string between a reference voltage source V.sub.r and ground to supply sixteen reference voltages V.sub.0 to V.sub.15. Every fourth step of the reference voltages V.sub.0 to V.sub.15, i.e., voltages V.sub.4, V.sub.8 and V.sub.12, are supplied to bases of transistors Q.sub.m1 in coarse comparators M.sub.1, M.sub.2 and M.sub.3. Voltages V.sub.13 to V.sub.15 and V.sub.5 to V.sub.7 are supplied to bases of transistors Q.sub.2 in coarse comparators A.sub.2j and A.sub.4j (j equals 1 to 3). Voltages V.sub.9 to V.sub.11 and V.sub.1 to V.sub.3 are supplied to bases of transistors Q.sub.1 of voltage comparators A.sub.1j and A.sub.3j (j equals 1 to 3). Analog input voltage V.sub.in is supplied to bases of transistors Q.sub.m2 of coarse comparators M.sub.1, M.sub.2 and M.sub.3, to bases of transistors Q.sub.2 of voltage comparators A.sub.1j (j equals 1 to 3) and A.sub.3j (j equals 1 to 3), and to bases of transistors Q.sub.1 of voltage comparators A.sub.2j (j equals 1 to 3) and A.sub.4j (j equals 1 to 3).
A collector output P.sub.3 of transistor Q.sub.m1 of coarse comparator M.sub.3 is supplied to the bases of transistors Q.sub.3 of voltage comparators A.sub.4j (j equals 1 to 3). A wired-AND output P.sub.2 from outputs of collectors of transistor Q.sub.m2 of coarse comparator M.sub.3 and transistor Q.sub.m1 of coarse comparator M.sub.2 is supplied to bases of transistors Q.sub.3 of comparator A.sub.3j (j equals 1 to 3). A wired-AND output P.sub.1 from outputs of collectors of transistors Q.sub.m2 of coarse comparator M.sub.2 and transistor Q.sub.m1 of coarse comparator M.sub.1 is supplied to bases of transistors Q.sub.3 of comparator A.sub.2j (j equals 1 to 3). A collector output P.sub.0 of transistor Q.sub.m2 of coarse comparator M.sub.1 is supplied to bases of transistors Q.sub.3 of comparator A.sub.1j (j equals 1 to 3). Emitters of transistors Q.sub.3 of comparators A.sub.i1 (i equals 1 to 4) are connected to constant current source S.sub.1. Emitters of transistors Q.sub.3 of comparators A.sub.i2 (i equals 1 to 4) are connected to constant current source S.sub.2. Emitters of transistors Q.sub.3 of comparators A.sub.i3 (i equals 1 to 4) are connected to constant current source S.sub.3. Outputs P.sub.1 to P.sub.3 of coarse comparators M.sub.1 to M.sub.3 are supplied to an upper bit encoder or coarse encoder ENCM which generates upper bits D.sub.2 and D.sub.3 of the digital output. Coarse bit encoder ENCM also supplies a control signal to a lower bit or fine bit encoder ENCN, as will be described more fully hereinbelow.
Collectors of transistors Q.sub.1 and Q.sub.2 of comparators A.sub.i1 to A.sub.i3 (i equals 1 to 4) are connected to bases of transistors Q.sub.n1 and Q.sub.n2, respectively, of fine comparators N.sub.1 to N.sub.3. A collector output B.sub.3 of transistor Q.sub.n1 of fine comparator N.sub.3 is supplied to fine bit encoder ENCN. A wired-AND output B.sub.2 from outputs of collectors of transistor Q.sub.n2 of fine comparator N.sub.3 and transistor Q.sub.n1 of fine comparator N.sub.2 is supplied to fine bit encoder ENCN. A wired-AND output B.sub.1 from the outputs of collectors of transistor Q.sub.n2 of comparator N.sub.2 and transistor Q.sub.n1 of comparator N.sub.1 is supplied to fine bit encoder ENCN. Bit D.sub.2 from coarse bit encoder ENCM is also supplied to fine bit encoder ENCN, and its function will be described more fully below. Fine bit encoder ENCN supplies lower 2-bits D.sub.0 and D.sub.1 of the digital output.
FIG. 4A illustrates the truth tables for the coarse bit encoder ENCM, while FIG. 4B illustrates the truth tables for fine bit encoder ENCN. The truth table of FIG. 4A indicates the values of bits D.sub.2 and D.sub.3 for given values of outputs P.sub.0 to P.sub.3. The truth table of FIG. 4B indicates the values of bits D.sub.0 and D.sub.1 for given values of outputs B.sub.1 to B.sub.3 and bit D.sub.2.
The operation of the illustrative embodiment will now be described with reference to FIG. 3, in which an analog input voltage V.sub.in is less than reference voltage V.sub.7, is greater than reference voltage V.sub.6, and is equal to the reference voltage at the point 1 between resistors R.sub.6 and R.sub.7 of FIG. 3. For the following description, the letters "H" and "L" are used to indicate the high or low levels, respectively, of a signal, and include a subscript 1 to indicate the reference voltage V.sub.in at point 1.
Since analog input voltage V.sub.in is less than reference voltage V.sub.8 and further less than reference voltage V.sub.12, the bases of transistors Q.sub.m1 of coarse comparators M.sub.2 and M.sub.3 become "H.sub.1 ", and the bases of transistors Q.sub.m2 of coarse comparators M.sub.2 and M.sub.3 become "L.sub.1 ", so that the collectors of transistors Q.sub.m1 become "L.sub.1 ". Since analog input voltage V.sub.in is greater than reference voltage V.sub.4, the base of transistor Q.sub.m1 of coarse comparator M.sub.1 becomes "L.sub.1 ", and the base of transistor Q.sub.m2 becomes "H.sub.1 ", so that the collector of transistor Q.sub.m1 becomes "H.sub.1 " and the collector of transistor Q.sub.m2 becomes "L.sub.1 ". With collector output P.sub.0 equal to "L.sub.1 ", collector output P.sub.1 equal to "H.sub.1 ", collector outputs P.sub.2 and P.sub.3 equal to "L.sub.1 " (from the operation of the wired-AND between "L.sub.1 " and "H.sub.1 " producing an output of "L.sub.1 "), the second row of the truth table of FIG. 4A indicates that bit D.sub.2 is equal to "1", and bit D.sub.3 is equal to "0".
With collector outputs P.sub.0 to P.sub.3 equal to "L.sub.1 ", "H.sub.1 ", "L.sub.1 " and "L.sub.1 ", respectively, transistors Q.sub.3 of comparators A.sub.2j (j equals 1 to 3) are made on, so that analog input voltage V.sub.in is compared with reference voltages V.sub.5 to V.sub.7 in comparators A.sub.2j. Since analog input voltage V.sub.in is less than reference voltage V.sub.7 and greater than reference voltage V.sub.6, the base of transistor Q.sub.1 of comparator A.sub.23 becomes "L.sub.1 ", and the base of transistor Q.sub.2 becomes "H.sub.1 ", so that the collector of transistor Q.sub.1 becomes "H.sub.1 " and the collector of transistor Q.sub.2 becomes "L.sub.1 ". With the bases of transistors Q.sub.1 of comparators A.sub.21 and A.sub.22 equal to "H.sub.1 ", and the bases of transistors Q.sub.2 equal to "L.sub.1 ", the collectors of transistors Q.sub.1 become "L.sub.1 " and the collectors of transistors Q.sub.2 become "H.sub.1 ".
The above-identified outputs are supplied to fine comparators N.sub.1 to N.sub.3, so that the collector of transistor Q.sub.n1 of fine comparator N.sub.3 becomes "L.sub.1 ", the collector of transistor Q.sub.n2 becomes "H.sub.1 ", the collectors of transistors Q.sub.n1 of fine comparators N.sub.1 and N.sub.2 become "H.sub.1 ", and the collectors of transistors Q.sub.n2 become "L.sub.1 ". Accordingly, collector output B.sub.1 is equal to "L.sub.1 ", collector output B.sub.2 is equal to "H.sub.1 ", and collector output B.sub.3 is equal "L.sub.1 ". The seventh row of the truth table of FIG. 4B indicates that bit D.sub.1 is equal to "1" and bit D.sub.0 is equal to "0" when bit D.sub.2 is equal to "1".
As a check on the above calculation, it is to be noted that analog input voltage V.sub.in is the sixth step in the series circuit of resistors, with the zero step being the ground side. The decimal number six is the binary number "0110". From the discussion above, the digital outputs D.sub.3 to D.sub.0 are "0110".
By way of a second example, analog input voltage V.sub.in is equal to the electric potential in the series circuit of resistors R.sub.0 to R.sub.15 at the point 2, and is less than reference voltage V.sub.10 and greater than reference voltage V.sub.9.
Since analog input voltage V.sub.in is less than reference voltage V.sub.12, the base of transistor Q.sub.m1 of coarse comparator M.sub.3 becomes "H.sub.2 ", and the base of transistor Q.sub.m2 becomes "L.sub.2 ", so that the collector of transistor Q.sub.m1 becomes "L.sub.2 " and the collector of transistor Q.sub.m2 becomes "H.sub.2 ". Since analog input voltage V.sub.in is greater than reference voltages V.sub.8 and V.sub.4, the bases of transistors Q.sub.m1 of comparators M.sub.1 and M.sub.2 become "L.sub.2 " and the bases of transistors Q.sub.m2 become "H.sub.2 ", so that the collectors of transistors Q.sub.m1 become "H.sub.2 " and the collectors of transistors Q.sub.m2 become "L.sub.2 ". Accordingly, collector output P.sub.0 is equal to "L.sub.2 ", collector output P.sub.1 is equal to "L.sub.2 ", collector output P.sub.2 is equal to "H.sub.2 ", and collector output P.sub.3 is equal to "L.sub.2 ". From the third row of the truth table of FIG. 4A, digital output D.sub.3 is equal "1" and digital output D.sub.2 is equal "0".
With the collector outputs P.sub.0 to P.sub.3 equal to "L.sub.2 ", "L.sub.2 ", "H.sub.2 " and "L.sub.2 ", respectively, only transistors Q.sub.3 of comparators A.sub.3j (j equals 1 to 3) are made on, so that analog input voltage V.sub.in is compared with reference voltages V.sub.9 to V.sub.11 in comparators A.sub.3j. Since analog input voltage V.sub.in is greater than reference voltage V.sub.9 and less than reference voltage V.sub.10, the base of transistor Q.sub.1 of comparator A.sub.33 becomes "L.sub.2 ", the base of transistor Q.sub.2 becomes "H.sub.2 ", so that the collector of transistor Q.sub.1 becomes "H.sub.2 " and the collector of transistor Q.sub.2 becomes "L.sub.2 ". The bases of transistors Q.sub.1 of comparators A.sub.31 and A.sub.32 become "H.sub.2 ", and the bases of transistors Q.sub.2 become "L.sub.2 ", so that the collectors of transistors Q.sub.1 become "L.sub.2 " and the collectors of transistors Q.sub.2 become "H.sub.2 ".
With the above-mentioned outputs supplied to fine comparators N.sub.1 to N.sub.3, the collector of transistor of Q.sub.n1 of fine comparator N.sub.3 is "L.sub.2 ", the collector of transistor Q.sub.n2 of fine comparator N.sub.3 is "H.sub.2 ", the collectors of transistors Q.sub.n1 of fine comparators N.sub.2 and N.sub.1 become "H.sub.2 ", and the collectors of transistors Q.sub.n2 of fine comparators N.sub.1 and N.sub.2 become "L.sub.2 ". With outputs B.sub.1 to B.sub.3 equal to "L.sub.2 ", "H.sub.2 " and "L.sub.2 ", respectively, from the operation of the wired-AND outputs B.sub.2 and B.sub.1, the second row of the truth table of FIG. 4B indicates digital output D.sub.1 is equal to "0" and digital output D.sub.0 is equal "1", when digital output D.sub.2 is equal to "0".
The accuracy of the values for outputs D.sub.3 to D.sub.0 can be confirmed by noting that analog input voltage V.sub.in is the ninth step of the series circuit of resistors R.sub.0 to R.sub.15. Decimal number nine is the same as binary number "1001", which corresponds to digital outputs D.sub.3 to D.sub.0.
When an analog-to-digital converter is formed with resistors R.sub.0 to R.sub.15 in a zigzag pattern, the reference voltage increases from left to right, as shown in FIG. 3, in resistor strings R.sub.0 to R.sub.3 and R.sub.8 to R.sub.11 (hereinafter referred to as group A), and decreases from left to right in resistor strings R.sub.4 to R.sub.7 and R.sub.12 to R.sub.15 (hereinafter referred to as group B). Since the reference bias conditions of the resistor strings of group A differ from those of the resistor strings of group B, fine comparators N.sub.1, N.sub.2 and N.sub.3 should be accordingly interchanged when the different groups are connected by the respective switch assemblies A.sub.ij. In the illustrated embodiment, digital outputs D.sub.1 and D.sub.0 are inverted in response to the value of bit D.sub.2 from upper bit encoder ENCM, rather than physically interchanging fine comparators N.sub.1, N.sub.2 and N.sub.3 .
In the above second example in which analog input voltage V.sub.in is equal to an electric potential at the connection point between resistors R.sub.9 and R.sub.10, as shown at point 2 in FIG. 3, as described above, upper bit encoder ENCM will generate control signal P.sub.2 equal to "H.sub.2 " to couple resistors R.sub.9 to R.sub.11 to fine comparators N.sub.1, N.sub.2 and N.sub.3 .
However, in the second example, when the analog-to-digital converter is formed on an integrated circuit chip, the distance on the chip from the resistor R.sub.8 to point 2 is the same as the distance from the resistor R.sub.7 to point 1 of the first example, and the voltage differences are the same. Accordingly, digital outputs D.sub.0 and D.sub.1 must be inverted to become "1" and "0", respectively.
According to the analog-to-digital converter of the present invention, reference voltages V.sub.0 to V.sub.15 are divided into four groups comprising V.sub.0 to V.sub.3, V.sub.4 to V.sub.7, V.sub.8 to V.sub.11 and V.sub.12 to V.sub.15. Each of voltages V.sub.4, V.sub.8 and V.sub.12, representing the four groups, is compared with analog input voltage V.sub.in to derive the upper two bits D.sub.2 and D.sub.3 of the digital output. Voltage groups V.sub.k to V.sub.k-3 (were k equals 3, 7, 11 and 15) are selected in response to the upper two bits D.sub.2 and D.sub.3. Voltages V.sub.k to V.sub.k-2 are then compared with analog input voltage V.sub.in to derive lower 2-bits D.sub.0 and D.sub.1 of the digital output.
Accordingly, the analog-to-digital converter of the present invention uses fewer comparators as compared to the parallel-type analog-to-digital converter of the prior art. If there are m upper bits of digital output and n lower bits of digital output, the number of coarse comparators is 2.sup.m -1 and the number of fine comparators is 2.sup.n -1. Since voltage comparators A.sub.ij are first stage-circuits in fine comparators N.sub.1 to N.sub.3 and also switching elements, the number of transistors used is also reduced. Both the semiconductor pellet size and the power consumption can be accordingly reduced when the analog-to-digital converter of the present invention is formed as an integrated circuit.
Since reference voltages V.sub.0 to V.sub.15 are used for deriving both the upper bits D.sub.2 and D.sub.3 and the lower bits D.sub.0 and D.sub.1, the likelihood of an error between the upper bits D.sub.2 and D.sub.3 and the lower bits D.sub.0 and D.sub.1 is significantly reduced, unlike prior art serial-to-parallel analog-to-digital converters, where an error between the front and rear stages can produce an error between the upper bits derived from the front stage and the lower bits derived from the rear stage.
In a preferred embodiment, the analog-to-digital converter of FIG. 3 can be made of bipolar transistors with a high driving frequency, so that an analog video signal can be converted to a digital output. Bipolar transistors are also superior to metal oxide semiconductor-field effect transistors, since MOS-FETs have a slow switching operation without producing an increase in the accuracy of the comparator.
FIG. 5 illustrates a desirable circuit arrangement according to the invention in which the coarse comparator M.sub.2 of the analog-to-digital converter of FIG. 3 has been moved to the opposite or left-hand side of the comparators A.sub.ij, and the lower bit encoder ENCM has been moved to a position adjacent upper bit encoder ENCN. The illustrated arrangement of the analog-to-digital converter on an integrated circuit chip results in a more compact analog-to-digital converter than the one depicted in FIG. 3, and also decreases parasitic capacities between signal lines.
FIG. 6 illustrates an arrangement of elements in a circuit on a semiconductor chip SP for an 8-bit analog-to-digital converter in accord with the present invention. Analog input voltage V.sub.in is converted to an upper 4 bit output and a lower 4 bit output. Accordingly, the illustrated circuit includes 2.sup.8 =256 resistors R.sub.i (i equals 0 to 255), 2.sup.4 =15 each of coarse and fine comparators M.sub.i and N.sub.i (i equals 1 to 15), and 2.sup.8 =256 voltage comparators A.sub.ij (i equals 1 to 16 and j equals 1 to 15) for comparing analog input voltage V.sub.in with reference voltages V.sub.0 to V.sub.255. In one embodiment, semiconductor chip SP has dimensions of 3.95 mm.times.5.35 mm.
A resistor layer RL of uniform width made of, for example, an aluminum evaporating film is formed on the surface of semiconductor chip SP. Resistor layer RL is formed in a zigzag pattern with sixteen parallel rows having turns between each row. In the embodiment of FIG. 6, one pair of adjacent straight line portions of resistor layer RL forms a group, with each pair of rows spaced apart from adjacent pairs of rows.
Resistor layer RL comprises a series connection of resistors R.sub.0 to R.sub.255. Corresponding reference voltages V.sub.0 to V.sub.255 are developed at corresponding points along resistor layer RL. In the illustrative embodiment, each straight line portion of resistor layer RL corresponds to 2.sup.4 =16 resistors selected from resistors R.sub.0 to R.sub.255. Accordingly, each turn of resistor layer RL corresponds to a turn in the series circuit of resistors R.sub.0 to R.sub.15 depicted in FIG. 1. Reference voltages V.sub.16, V.sub.32,...,V.sub.224 V.sub.240, are developed at each turn, corresponding to every 2.sup.4 =16 step within resistor layer RL.
Voltage comparators A.sub.ij are formed adjacent straight line rows of resistor layer RL. Voltage comparators A.sub.ij (i equals 2 to 15 and j equals 1 to 15) are positioned between adjacent rows of resistor layer RL. Voltage comparators A.sub.1j and A.sub.16j (j equals 1 to 15) are formed on the outer perimeter of resistor layer RL. Coarse comparators M.sub.1, M.sub.3, M.sub.5, M.sub.7, M.sub.9, M.sub.11, M.sub.13 and M.sub.15 are formed on the right hand side of resistor layer RL, and are connected to the respective turns of resistor layer RL. Coarse comparators M.sub.2, M.sub.4, M.sub.6, M.sub.8, M.sub.10, M.sub.12 and M.sub.14 are formed on the left hand side of resistor layer RL, and are also connected to corresponding turns of resistor layer RL. Fine bit comparators N.sub.1 to N.sub.15 are arranged in a row parallel to the successive rows of resistor layer RL and adjacent comparators A.sub. 16j (j equals 1 to 15).
Lower bit encoder ENCN is positioned on semiconductor chip SP adjacent to fine bit comparators N.sub.1 to N.sub.15 and is coupled thereto. Coarse bit encoder ENCM is also formed on semiconductor chip SP and positioned adjacent coarse bit comparators M.sub.1, M.sub.3, M.sub.5, M.sub.7, M.sub.9, M.sub.11, M.sub.13 and M.sub.15. Constant current sources Q.sub.001 to Q.sub.015 are formed adjacent comparators A.sub.1j (j equals 1 to 15). A clock generator P.sub..phi. is also positioned on semiconductor pellet SP. Coarse bit encoder ENCM and fine bit encoder ENCN supply signals to buffer circuits B.sub.M and B.sub.N, respectively, from which upper and lower bits D.sub.1 to D.sub.8 are derived. Bonding pads (not shown) can be formed on semiconductor chip SP outside the regions of coarse and fine bit encoders ENCM and ENCN, and can be connected with bonding wires to buffer circuits B.sub.N and B.sub.M.
When resistor layer RL is formed in a zigzag resistor pattern as described above, an accurate analog-to-digital converter is produced since reference voltages V.sub.0 to V.sub.255 are determined by the positions of the resistors R.sub.0 to R.sub.225.
FIG. 7 illustrates the connections of the elements of the 8-bit analog-to-digital converter of FIG. 6. Resistor layer RL is formed on semiconductor chip SP in a zigzag pattern of successive rows of resistors, with coarse comparators M.sub.1 to M.sub.15 formed at the respective turns T between the rows of resistors forming layer RL. Small black circles c in voltage comparators A.sub.ij correspond to the bases of transistors Q.sub.3 (see FIG. 3) to which the outputs of coarse comparators M.sub.1 to M.sub.15 are supplied.
Coarse comparators M.sub.1 to M.sub.15 in an analog-to-digital converter of the present invention are pure voltage comparators and are connected with a waveform shaping circuit, such as a Schmitt circuit. Coarse comparators M.sub.1 to M.sub.15 occupy relatively large areas on semiconductor chip SP as compared to the other elements of the analog-to-digital converter. In an exemplary embodiment, coarse comparators M.sub.1 to M.sub.15 occupy about nine times as large an area as the voltage comparators A.sub.ij.
If, as illustrated in FIG. 8, coarse comparators M.sub.1 to M.sub.15 are arranged in a single row on semiconductor chip SP, large gaps result between the rows of resistor layer RL and voltage comparators A.sub.ij, no matter how close comparators M.sub.1 to M.sub.15 are positioned. In accord with the embodiment of the present invention illustrated in FIGS. 6 and 7, when coarse comparators M.sub.1 to M.sub.15 are formed at the turning points T of resistor layer RL, no significant gaps exist between the rows of resistor layer RL and voltage comparators A.sub.ij, so that the size of semiconductor chip SP can be appropriately reduced.
When encoders ENCM and ENCN are positioned on semiconductor chip SP as illustrated in FIGS. 6 and 7, semiconductor chip SP can be about 5.4 mm in width.times.4.0 mm in length, in one example.
If coarse comparators M.sub.1 to M.sub.15 are merely positioned at each turning point T of resistor layer RL, i.e., at both sides of resistor layer RL, for example, as illustrated in FIG. 9, where coarse comparators M.sub.1 to M.sub.15 are positioned on both sides of resistor layer RL, with signal lines S supplying the outputs of coarse comparators M.sub.2, M.sub.4, M.sub.6, M.sub.8, M.sub.10, M.sub.12 and M.sub.14 to coarse bit encoder ENCM, the long signal lines S create parasitic capacities which result in significant operating difficulties.
An analog-to-digital converter of the present invention has a wired-AND between a collector of transistor Q.sub.m1 of voltage comparators M.sub.k (where k equals 1 to 14) and a collector of transistor Q.sub.m2 and the succeeding voltage comparator M.sub.k+1 (k equals 1 to 14). The AND output is supplied to coarse encoder ENCM and transistor Q.sub.3 of voltage comparators A.sub.ij. With coarse comparators M.sub.1 to M.sub.15 formed on both sides of resistor layer RL, signal lines S are reduced in length, so that parasitic capacities are unlikely to pose a significant problem.
An analog-to-digital converter iin accord with the present invention has small power consumption and operates at high speed. Further, the size of the integrated circuit chip can also be significantly reduced.
Although specific embodiments of the present invention have been described in detail herein with reference to the accompanying drawings, it is to be understood that the invention is not limited to those precise embodiments, and that various changes and modifications may be effected therein by one skilled in the art without departing from the spirit and scope of the invention as defined in the appended claims.
Claims
What is claimed is:
1. An analog-to-digital converter for converting an analog input signal to a digital output signal with m upper bits and n lower bits in a single step, comprising: a plurality of resistor means connected in a series circuit to a voltage source for establishing (2.sup.m+n -1) reference voltages at corresponding points on said series circuit; (2.sup.m -1) upper bit comparators for generating a pluarality of upper output signals indicative of said m upper bits, each upper bit comparator having a first input receiving said analog input signal and a second input connected to a selected one of said points to receive the corresponding reference voltage, adjacent ones of said selected points defining therebetween groups of reference voltages; upper bit encoder means responisve to said upper output signals for generating said m upper bits; (2.sup.n -1) lower bit comparators for generating a plurality of lower output signals indicative of said n lower bits and having respective first and second inputs; lower bit encoder means responisve to said lower output signals for generating said n lower bits; and switch means including (2.sup.m+n -1) switching elements each having a first input receiving said analog input signal and a second input receiving a corresponding one of said reference voltages, the switching elements receiving the reference voltages of said groups constituting corresponding groups of switching elements; said switch means being responsive to said upper output signals to enable a selected group of switching elements, and said enabled switching elements generating (2.sup.n -1) complementary first and second switching signals supplied to said first and second inputs, respectively, of said (2.sup.n -1) lower bit comparators.
2. The analog-to-digital converter of claim 1; wherein each of said upper and lower bit comparators and said switching elements of said switch means includes by a plurality of bipolar transistors.
3. The analog-to-digital converter of claim 2; wherein said bipolar transistors of each of said comparators and said switching elements of said switch means include a differentially connected pair thereof.
4. The analog-to-digital converter of claim 1; wherein said resistor means are arranged in a configuration with at least two sides, and wherein at least one of said upper bit comparators is positioned on each of said sides of said resistor means configuration.
5. The analog-to-digital converter of claim 4; wherein said resistor means configuration is a zigzag pattern with at least one turn, and wherein at least one of said upper bit comparators is positioned adjacent said at least one turn.
6. The analog-to-digital converter of claim 5, in which said two sides of said resistor means configuration are opposed; and wherein said zigzag pattern comprises successive rows of resistor means with turns between said rows, and alternate ones of said turns are positioned at said opposite sides of said resistor means configuration.
7. The analog-to-digital converter of claim 6; wherein said upper bit comparators are coupled to said series circuit at said turns.
8. The analog-to-digital converter of claim 7; wherein said rows of resistor means are parallel.
9. The analog-to-digital converter of claim 8; wherein said resistor means are formed as an integrated circuit on a semiconductor chip.
10. The analog-to-digital converter of claim 9; wherein said lower bit comparators are formed as said integrated circuit on said semiconductor chip.
11. The analog-to-digital converter of claim 10; wherein said upper bit comparators are formed as said integrated circuit on said semiconductor chip.
12. The analog-to-digital converter of claim 8; wherein each of said comparators and said switching elements of said switch means includes a plurality of bipolar transistors.
13. The analog-to-digital converter of claim 12; wherein said bipolar transistors of each of said comparators and said switching elements of said switch means are arranged in a differentially connected pair thereof.
14. The analog-to-digital converter of claim 1; wherein the number of said lower bits equals the number of said upper bits, and the number of said upper bit comparators equals the number of said lower bit comparators.
15. The analog-to-digital converter of claim 1 further comprising means supplied with said upper output signals for deriving switch control signals indicative of said m upper bits, said switch control signals being supplied to said switch means to control the selection of said groups of switching elements.
16. The analog-to-digital converter of claim 15; wherein said switch control signals are also supplied to said upper bit encoder means.
17. An integrated circuit analog-to-digital converter for converting an analog input signal to a digital output signal with m upper bits and n lower bits in a single step, comprising: a plurality of resistor means connected in a series circuit to a voltage source in a configuration having two opposed sides for establishing (2.sup.m+n -1) reference voltages at corresponding points on said series circuit; (2.sup.m -1) upper bit comparators for generating a plurality of upper output signals indicative of said m upper bits, each upper bit comparator having a first input receiving said analog input signal and a second input connected to a selected one of said points to receive the corresponding reference voltage, adjacent ones of said selected points defining therebetween groups of reference voltages, and said upper bit comparators being connected to said points to lie in two sets on said tow sides; upper bits encoder means responsive to said upper output signals for generating said m upper bits; (2.sup.n -1) lower bit comparators for generating a plurality of lower output signals indicative of said n lower bits and having respective first and second inputs; lower bit encoder means responsive to said lower output signals for generating said n lower bits; and switch means including (2.sup.m+n -1) switching elements each having a first input receiving said analog input signal and a second input receiving a corresponding one of said reference voltages, the switching elements receiving the reference voltages of said groups constituting corresponding groups of switching elements; said switch means being responsive to said upper output signals to enable a selected group of switching elements, and said enabled switching elements generating (2.sup.n -1) complementary first and second switching signals supplied to said first and second inputs, respectively, of said (2.sup.n -1) lower bit comparators.
18. The analog-to-digital converter of claim 17; wherein said resistor means configuration is a zigzag pattern with at least one turn, and wherein at least one of said upper bit comparators is positioned adjacent said at least one turn.
19. The analog-to-digital converter of claim 18, in which said two sides of said resistor means configuration are opposed, and wherein said zigzag pattern comprises successive rows of resistor means with turns between said rows, said points being positioned at said turns, and alternate ones of said turns being positioned at said opposite sides of said resistor means configuration such that said upper bit comparators lie in alternating fashion on said opposite sides adjacent said turns.
20. An analog-to-digital converter formed as an integrated circuit on a semiconductor chip for converting an analog input voltage to a digital output signal with m upper bits and n lower bits in a single step, comprising: a plurality of resistor means connected in a series circuit and connected to voltage source for producing (2.sup.m+n -1) step reference voltages, said step reference voltages being ordered in (2.sup.m -1) sequential groups each having a representative step reference voltage, and said series circuit being arranged to lie in a folded pattern of sections, with turning points between adjacent sections; (2.sup.m+n -1) voltage comparison means each receiving a respective reference voltage; (2.sup.n -1) first voltage comparators formed at and connected to respective turning points, each of said first voltage comparators receiving said analog input voltage and one of said representative step reference voltages for comparison therebetween and ordered in accordance with the group including the respective step reference voltage, each first voltage comparator producing first and second complementary outputs; means for adding the first output of each first voltage comparator with the second output of the next higher order first voltage comparator to produce respective added outputs; (2.sup.m -1) second voltage comparators; first encoder means responsive to said added outputs to derive the upper m bits of said digital output; means responsive to said added outputs for selecting a group of said voltage comparison means corresponding to a value of said m upper bits, each of said voltage comparison means within the selected group comparing its respective step reference voltage with said analog input voltage producing compared outputs; said second voltage comparators being responsive to said compared outputs for producing output signals; and lower encoder means responsive to said output signals for deriving said lower n bits of said digital output.
21. The analog-to-digital converter of claim 20; wherein said bipolar transistors of each of said upper and lower bit comparators and said means for supplying include a differentially connected pair thereof.
22. The analog-to-digital converter of claim 20, wherein said first voltage comparators are divided into two groups, and are formed at positions corresponding to said turning points of said series circuit on oppoiste sides of said circuit.
23. The analog-to-digital converter of claim 20, wherein said voltage comparison means and said first and second voltage comparators respectively include bipolar transistors.
24. The analog-to-digital converter of claim 23, wherein said first voltage comparators function as primary comparators for said second voltage comparators.
25. The analog-to-digital converter of claim 23, wherein each of said voltage comparison means and said first and second voltage comparators are respectively formed of differential bipolar transistor pairs.
Patent Citations (2)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US4417233 | 1983-11-01 | Inoue | |
| GBX1602301 | 1981-11-01 |