High Voltage, High Frequency Amplifier Circuit

This application is related to application Ser. No. 604,779 filed concurrently herewith by Scott J. Butler, Rober J. Regan, and Anthony B. Varallo entitled "High Frequency Amplifier" and assigned to the assignee of the present application.

This invention relates to high frequency amplifier circuits. More particularly, it is concerned with high voltage, high frequency amplifier circuits employing power transistors.

Transistor operating voltages are limited by inter-region breakdown voltages, in the case of bipolar transistors BV.sub.CES (collector-to-emitter breakdown voltage) and in the case of field effect transistors BV.sub.DSS (drain-to-source breakdown voltage). When a field effect transistor is used as the active component in a class C amplifier and the output impedance of the transistor is properly matched, the transistor drain voltage level normally swings from the drain-source saturation voltage to approximately twice the supply voltage. Similar voltages occur in class C amplifiers using bipolar transistors. Under certain conditions voltage standing waves with peak amplitudes greater than twice the power supply voltage are possible. Therefore, supply voltage levels somewhat lower than one-half the maximum breakdown voltage value are normally employed in amplifiers of this type.

Ideally, in order to achieve high output power transistors having high breakdown voltage capabilities would be employed biased with high supply voltages. High breakdown voltage and high frequency operation, however, are technically conflicting requirements in semiconductor device design. Because of the thin interaction regions within devices necessary in order to achieve high operating frequencies, high frequency devices have inherently low breakdown voltages.

Therefore, in order to increase output power at high frequencies, parallel active devices in a single amplifier stage or parallel power amplifiers are commonly utilized. The drive power is divided and applied to the individual amplifying devices, and the output powers are then combined to achieve the desired high power level. These arrangements provide a higher power amplifier output but each active device operates at the same dc supply voltage and the amplifier draws a high dc current level depending on the number of parallel power units.

Improved high frequency amplifying circuitry in accordance with the present invention permits high frequency operation with relatively high supply voltages. The circuitry includes an input connection, an output connection, and first and second transistors each of which has a first, a second, and a third electrode. Input means couples the input connection to the first electrode of the first transistor and to the first electrode of the second transistor. The input means includes a first dc blocking means between the first electrode of the first transistor and the first electrode of the second transistor to prevent dc current flow between them. Output means couples the second electrode of the first transistor and the second electrode of the second transistor to the output connection. The output means includes a second dc blocking means between the second electrode of the first transistor and the second electrode of the second transistor to prevent dc current flow between them. Thus, parallel first and second ac conductive paths are provided between the input connection and the output connection through the first transistor and the second transistor, respectively. The circuitry also includes means for connecting the second electrode of the first transistor to a source of operating potential and means for connecting the third electrode of the second transistor to a reference potential. The third electrode of the first transistor is coupled to the second electrode of the second transistor by ac blocking means. Thus, a dc conductive path is provided between the source of operating potential and the reference potential through the first transistor and the second transistor in series. The operating potential of the source is thus divided between the transistors by virtue of the dc series path such that each transistor shares the dc power equally, while separate parallel ac signal paths are provided through each transistor and combined at the output.

In the drawings:

FIG. 1 is a schematic circuit diagram of a high frequency amplifier circuit in accordance with the present invention;

FIG. 2 is a schematic circuit diagram of a high frequency push-pull amplifier circuit in accordance with the present invention;

FIG. 3. is a circuit diagram of a modification of the high frequency amplifier circuit illustrated in FIG. 1.

For a better understanding of the present invention, together with other and further objects, advantages and capabilities thereof, reference is made to the following disclosure and appended claims in connection with the above described drawings.

FIG. 1 illustrates a high frequency amplifier circuit in accordance with the present invention. The circuit employs two junction field effect transistors (JFETs) Q1 and Q2 having substantially the same characteristics, more specifically, the transistors may be high power static induction transistors (SITs). The circuit includes an RF input terminal 10 and an RF output terminal 11. An input matching network 12 matches the input impedance of the circuit to the output impedance of the circuitry or transmission line connected to the input terminal 10. Similarly, an output matching network 13 matches the output impedance of the circuit to the input impedance of the succeeding circuitry or transmission line connected to the output terminal 11.

The input terminal 10 is coupled by way of the input matching network 12 and a coupling capacitance C1 to the gate electrodes of the first and second transistors Q1 and Q2. A capacitance C4 is connected between the gate electrodes of the transistors Q1 and Q2 to block the flow of dc current between them. The drain electrodes of the transistors Q1 and Q2 are coupled through an ac coupling capacitor C2 to the output matching network 13. A capacitance C3 is connected between the drain electrodes of the two transistors Q1 and Q2 to provide a block to dc current flow.

A source of dc operating potential V.sub.DD is connected through an RF choke, or inductance, L1 to the drain electrode of the first transistor Q1. The gate electrode of the first transistor Q1 is connected to ground by an inductance L3 in series with a dc current limiting resistance R1. The source electrode of the first transistor Q1 is connected to the drain electrode of the second transistor Q2 by an inductance L2, and is connected to ground through an ac bypass capacitance C5. The juncture between the inductance L3 and resistance R1 is connected to the source electrode of the first transistor Q1 by a voltage reference diode, such as a zener diode, D1 which establishes the dc biasing potential between the souce and gate electrodes of the first transistor Q1 such that a positive bias potential is established at the source.

The gate electrode of the second transistor Q2 is connected to ground through an inductance L4. The source electrode of the second transistor Q2 is connected to ground through a zener diode D2 such that a positive bias potential is established at the source. An ac bypass capacitance C6 is also connected between the source of the second transistor Q2 and ground. The zener diode D2 establishes the dc biasing potential between the source and gate electrodes of the second transistor Q2.

A single dc path is thus provided from the source of operating voltage V.sub.DD through both transistors Q1 and Q2 in series to ground. The RF chokes, or inductances, L1, L2, L3, and L4 block this path to ac current. The source-to-gate dc bias potential is made to be substantially the same for both transistors Q1 and Q2 by employing two zener diodes D1 and D2 having the same breakdown voltage. The drain-to-source and drain-to-gate dc biasing potentials of the two transistors are also substantially equal. Thus, the two transistors Q1 and Q2 are effectively biased at the same dc potential levels and are driven in phase by the input ac signal. The two transistors thus operate in parallel with rspect to the ac signals. The dc supply voltage from the source V.sub.DD is divided between the two transistors Q1 and Q2 connected in series. Therefore, the supply voltage is not limited to a value of one-half the breakdown voltage of the individual transistors as would be the case in a conventional amplifier.

Although the amplifier circuit as illustrated in FIG. 1 employs JFETs, specifically of the SIT type, high frequency bipolar transistors together with suitable dc biasing arrangements may be employed. In addition, the circuitry may be utilized as a high frequency oscillator by suitably coupling the output of the input.

FIG. 2 illustrates a modification of the circuit of FIG. 1 in which two transistors Q3 and Q4 are driven 180.degree. out of phase in a push-pull arrangement. In this circuit the ends of the primary winding of an input transformer 24 are connected to an input terminal 20 and ground. The ends of the secondary winding of the input transformer 24 are connected through an input matching network 22 to the gate electrodes of the two transistors Q3 and Q4 by way of dc blocking capacitors C11 and C12. The center tap of the second winding of the transformer 24 is connected to ground. The drain electrodes of the transistors Q3 and Q4 are connected by way of dc blocking capacitances C13 and C14 and an output matching network 23 to the ends of the primary winding of an output transformer 25. The center tap of the primary winding of the output transformer 25 is connected to ground. The secondary winding of the output transformer 25 is connected between an RF output terminal 21 and ground. The push-pull arrangement, illustrated in FIG. 2, reduces potential phasing differences within the two parallel ac paths through the amplifier circuit and provides a high voltage, high frequency amplifier with manageable impedance levels and with broadband frequency capability.

FIG. 3 illustrates the manner in which an expanded amplifier circuit in accordance with the present invention can be constructed to provide N parallel ac amplifying paths with a single dc power supply path in series through N transistors. An RF input terminal 30 is connected through an appropriate input matching network 32 to several stages S1-SN. The outputs of the stages are connected together and through an output matching network 33 to an RF output terminal 31. Each of the stages S1 . . . except the last stage SN in the plurality is similar to the stage employing the first transistor Q1 in the circuit of FIG. 1. The last stage SN in the plurality of stages is similar to the stage employing the second transistor Q2 in the circuit of FIG. 1. Thus, the dc current path is from the source of operating voltage V.sub.DD through each of the transistors of the stages S1-SN in series to ground. The stage S1-SN provide N parallel ac amplifying paths with the operating voltage V.sub.DD divided between them, thus providing for a very high amplifier operating potential.

While there has been shown and described what are considered preferred embodiments of the present invention, it will be obvious to those skilled in the art that various changes and modifications may be made therein without departing from the invention as defined by the appended claims.