US 4,556,804 AGrant
Power Multiplexer Switch and Method
Issue Date:1985-12-03
•12 Claims
•1 Drawing Sheets
Abstract
A power multiplexer switch for alternatively coupling a supply or standby voltage line to an output voltage line comprises a first switching means for coupling an intermediate node to a common voltage line. Second switching means are responsive to the first switching means for coupling the supply voltage line to the output voltage line. Third and fourth series switching means connected to the intermediate node couple the standby voltage line to the output voltage line when a voltage on the standby voltage line exceeds that on the supply voltage line.
Metadata
Assignee
- Motorola, Inc.
Inventor
- B. Chris Dewitt
Application Information
Application Number:US 5529336
Filing Date:1983-11-17
Priority Date:1983-11-17
Art Unit:254
Classifications
IPC:
H03K 17693
Field of Search:
307361365200 B;451;351;355;549-550;571-572;577;579;584-585;296 R;30490-92226
Patent Drawings (1 sheets)
Description
Background of the Invention
The present invention relates, in general, to the field of power multiplexer switches and methods. More particularly, the present invention relates to a circuit and method for alternatively coupling a supply voltage line (V.sub.DD) or a standby voltage line (V.sub.STB) to an output voltage line (V.sub.OUT) of especial utility in supplying standby power to a microcomputer (MCU) random access memory (RAM).
In some MCU applications, it is desirable that operation of the device be in either a normal or standby mode. In the former instance, a source of V.sub.DD of approximately 5 volts is applied to the MCU including its on-chip RAM. In the latter instance, when the supply voltage is switched off, that is brought to a potential of 0 volts (V.sub.SS), it would then be necessary that standby power be immediately applied in order to ensure the integrity of the RAM's data.
Heretofore, there have been no readily effectuated means for supplying a source of standby power to an integrated circuit such as an MCU RAM, such devices therefore, required either a constant source of V.sub.DD or to have its on-chip RAM reprogrammed upon power up. A system for providing RAM retention during power up and power down is described in U.S. Pat. No. 4,145,761 issued to Gunter et al. and assigned to the assignee of the present invention.
Summary of the Invention
It is therefore an object of the present invention to provide an improved power multiplexer switch and method.
It is further an object of the present invention to provide an improved power multiplexer switch and method which will provide a source of standby power to an integrated circuit such as an MCU RAM.
It is still further an object of the present invention to provide an improved power multiplexer switch and method which will provide a source of standby power to an integrated circuit such as an MCU RAM immediately upon switching off its source of supply voltage.
It is still further an object of the present invention to provide an improved power multiplexer switch and method which is readily integratable with an integrated circuit such as an MCU utilizing a minimum number of components and on-chip area.
The foregoing and other objects are achieved in the present invention wherein there is provided a power multiplexer switch and method for alternatively coupling a supply or standby voltage line to an output voltage line comprising first switching means for coupling an intermediate node to a common voltage line. Second switching means are responsive to the first switching means for coupling the supply voltage line to the output voltage line. Third and fourth switching means connected to the intermediate node couple the standby voltage line to the output voltage line when a voltage on the standby voltage line exceeds that on the supply voltage line.
Brief Description of the Drawings
The above-mentioned and other features and objects of the present invention and the manner of attaining them will become more apparent and the invention itself will be best understood by reference to the following description of an embodiment of the invention taken in conjunction with the accompanying drawings, wherein:
FIG. 1 is a simplified schematic diagram of a readily integratable power multiplexer switch in accordance with the present invention; and
FIG. 2 is a simplified cross-sectional view of an integrated version of the power multiplexer switch of FIG. 1.
Description of a Preferred Embodiment
With reference to FIG. 1, a power multiplexer switch 10 in accordance with the present invention is shown. Power multiplexer switch comprises, in pertinent part, switching devices for alternatively coupling V.sub.DD line 20 or V.sub.STB line 22 to V.sub.OUT line 26.
N-channel transistor 12 has its source terminal connected to a common voltage line V.sub.SS. The gate terminal of N-channel transistor 12 is connected to V.sub.DD line 20. The drain terminal of N-channel transistor 12 defines a node 24. P-channel transistor 14 has its source terminal connected to V.sub.DD line 20 and its drain terminal connected to V.sub.OUT line 26. The gate terminal of P-channel transistor 14 is connected to node 24.
Series connected P-channel transistors 16,18 couple V.sub.STB line 22 to V.sub.OUT line 26. P-channel transistor 16 has its source terminal connected to V.sub.STB line 22 and its drain terminal connected to the source terminal of P-channel transistor 18, which in turn, has its drain terminal connected to V.sub.OUT line 26. The respective gate terminals of P-channel transistors 16,18 are connected to V.sub.DD line 20. The drain terminal of P-channel transistor 16 and the source terminal of P-channel transistor 18 are connected to node 24.
Power multiplexer switch 10 allows for power to be applied to circuits that will be used in a normal or standby mode. In the "normal" operating mode, the circuitry would operate off the source of V.sub.DD. When the V.sub.DD supply switches off, that is to V.sub.SS, the standby power supply is automatically switched in before the voltage on V.sub.DD line 20 drops from 5.0 volts to approximately 3.5-4.0 volts or approximately one P-channel threshold below V.sub.STB. Therefore, the voltage appearing on V.sub.OUT line 26 never drops below approximately 3.25 volts. In an integrated version of power multiplexer switch 10, when a source of V.sub.DD is supplied to the entire chip, the state of V.sub.STB line 22 is irrelevant as long as it does not go below V.sub.SS which might cause a latchup condition by pulling current out of the integrated circuit substrate.
V.sub.DD is supplied.
When the voltage on V.sub.DD line 20 is high, N-channel transistor 12 is on which pulls the gate of P-channel transistor 14 to V.sub.SS, turning it on and thereby powering the standby circuits connected to V.sub.OUT line 26 with V.sub.DD. Since the voltage on V.sub.DD line 20 is high, P-channel transistors 16,18 are turned off, thereby isolating V.sub.STB line 22 from the circuits powered at V.sub.OUT line 26.
V.sub.STB is supplied.
When going into the standby mode of operation, the voltage on V.sub.DD line 20 goes low turning N-channel transistor 12 off and, in turn, turning P-channel transistors 16,18 on. As P-channel transistors 16,18 turn on, current from the standby voltage applied to V.sub.STB line 22 and V.sub.OUT line 26 charge the gate of P-channel transistor 14 turning it off. P-channel transistors 16,18 then turn on hard and supply current for the circuits on standby connected to V.sub.OUT line 26.
Referring additionally now to FIG. 2, like structure to that above-described with respect to FIG. 1 is like numbered and the foregoing description thereof shall suffice as a description herefor. It can be seen that P-channel transistors 14,18 are built in a common N-well within a P-substrate powered by the voltage appearing on V.sub.OUT line 26. Utilizing this arrangement, the N-well for the P-channel devices that supply power for standby circuits will always be powered. An N+ guard ring 28 for this well is also powered from the voltage on V.sub.OUT line 26. As is shown, the N-well for P-channel transistor 16 is powered from the voltage on V.sub.STB line 22.
In the embodiment above described, P-channel transistors 14,16 and 18 are P-channel devices having width/length ratio of about 500/3. N-channel transistor 12 is an N-channel enhancement devices having a width/length ratio of about 8/40.
What has been provided, therefore, is an improved power multiplexer switch and method which may be used to provide a source of standby power to a portion of an integrated circuit such as an MCU RAM. By use of the switch and method of the present invention, a source of standby power to a portion of an integrated circuit such as an MCU RAM will be immediately applied upon switching off its source of supply voltage. The power multiplexer switch of the present invention may be readily integrated with an integrated circuit such as an MCU utilizing a minimum number of components and on-chip area.
While there have been described above the principles of the invention in conjunction with specific apparatus, it is to be clearly understood that this description is made only by way of example and not as a limitation to the scope of the invention.
Claims
I claim:
1. A power multiplexer switch for alternatively coupling a supply or standby voltage line to an output voltage line comprising: first switching means for coupling an intermediate node to a common voltage line; second switching means responsive to said first switching means for coupling said supply voltage line to said output voltage line; and third and fourth switching means connected to said intermediate node for coupling said standby voltage line to said output voltage line when a voltage on said standby voltage line exceeds that on said supply voltage line.
2. The power multiplexer switch of claim 1 wherein said first switching means is an N-channel MOS device.
3. The power multiplexer switch of claim 1 wherein said second, third and fourth switching means are P-channel MOS devices.
4. The power multiplexer switch of claim 1 wherein said supply voltage line is connected to a source of approximately 5.0 volts.
5. A method for alternatively coupling a supply or standby voltage line to an output voltage line comprising the steps of: providing a first switching device coupling an intermediate node to common voltage line, firstly coupling said supply voltage line to said output voltage line by means of a second switching device in response to said first switching device; and secondly coupling said standby voltage line to said output voltage line by means of third and fourth switching devices connected to said intermediate node in response to a voltage on said standby voltage line exceeding that on said supply voltage line.
6. The method of claim 5 wherein said step of providing is carried out by means of an N-channel MOS device.
7. The method of claim 5 wherein said step of firstly coupling is carried out by means of a P-channel MOS device being enabled in response to said first switching device being enabled.
8. The method of claim 5 wherein said step of secondly coupling is carried out by means of a pair of P-channel MOS devices being enabled in response to a voltage on said standby voltage line exceeding that on said supply voltage line.
9. A power multiplexer switch for alternatively coupling a supply or standby voltage line to an output voltage line comprising: a first switching device having first source, drain and gate terminals thereof, said first gate terminal being connected to said supply voltage line, said first source terminal being connected to a common voltage line and said first drain terminal thereof defining a voltage node; a second switching device having second source, drain and gate terminals thereof, said second source terminal thereof being connected to said supply voltage line, said second drain terminal thereof being connected to an output voltage line and said second gate terminal thereof being connected to said voltage node; and third and fourth series connected switching devices having respective third and fourth source, drain and gate terminals thereof, said third source terminal being connected to said standby voltage line, said fourth drain terminal being connected to said output voltage line, said third and fourth gate terminals being connected to said supply voltage line and said third drain and fourth source terminals being connected to said voltage node.
10. The power multiplexer switch of claim 9 wherein said first switching device is an N-channel MOS device.
11. The power multiplexer switch of claim 9 wherein said second, third and fourth switching devices are P-channel MOS devices.
12. The power multiplexer switch of claim 9 wherein said supply and standby voltage lines are connected to a source of approximately 5.0 volts.