US 4,553,050 AGrant
Transmission Line Terminator-Decoupling Capacitor Chip for Off-Chip Driver
Issue Date:1985-11-12
•5 Claims
•1 Drawing Sheets
Abstract
A signal transmission line terminator for an off-chip driver circuit is disclosed in which each capacitor and resistor comprising each terminator are formed on the same chip separate from the driver circuit chip. The close proximity of the elements of the terminator reduce the path lengths therebetween to a minimum. The structure substantially eliminates the corresponding inductive reactance and concommitant .DELTA.I noise at high switching rates employed in high performance computers.
Metadata
Assignee
- International Business Machines Corporation
Inventors
- Irving Feinberg
- Leon L. Wu
- Leo Yuan
Application Information
Application Number:US 5653185
Filing Date:1983-12-27
Priority Date:1983-12-27
Art Unit:254
Classifications
IPC:
H03H 502H03H 738
Field of Search:
307333357361323200 A;443;543;246;247 A;270;30312;32;124;22 R5117370
Patent Drawings (1 sheets)
Description
Description
1. Technical Field
This invention generally relates to signal transmission line terminators for off-chip driver circuits and, more particularly, to such terminators comprising a decoupling capacitor and resistor formed on one chip separate from the chips on which the respective receiver or driver circuits are formed.
2. Background Art
In conventional designs, the terminator resistors for off-chip driver circuits are located on the same chip with the receiver or driver circuits. Decoupling capacitors, if any, are located on the module or card on which the chips with the terminator resistors are placed. Examples of the placement of a receiver circuit or driver circuit on the same chip with terminator resistors are descibed in U.S. Pat. No. 3,832,575, for Data Bus Transmission Line Termination Circuit, issued on Aug. 27, 1974 to Sumit Dasgupta et al., and U.S. Pat. No. 4,228,369, for Integrated Circuit Interconnection Structure Having Precision Terminating Resistors, issued on Oct. 14, 1980 to Narasipur G. Anantha et al., both being assigned to the present assignee.
Although there is a saving in processing cost and other advantages may be realized in placing terminator resistors on active circuit chips having receiver and driver circuits, a switching noise (.DELTA.I) problem arises as the driver circuits are operated at the extremely high switching rates of high performance computers. The current pulses of the data signals issuing from the driver circuits encounter significant inductive reactance in traversing the distance between the terminator resistors and the power supply return line. The resulting reactive voltage transients cause substantial .DELTA.I noise which can produce false data or errors in the functioning of the logic circuits or storage devices connected to the same return line.
The problem of supplying current of off-chip drivers operating at extremely high switching rates, which precludes obtaining current from more distant power supplies due to the inductance of the interconnecting lines, is addressed in the IBM.RTM. Technical Disclosure Bulletin, "Decoupling Capacitor Implementation Scheme," by I. Feinberg et al., Vol. 22, No. 11,April 1980, pg. 4919. Terminator resistors and .DELTA.I noise problems are not discussed.
Accordingly, there is a need to terminate a transmission line from an off-chip driver in such a way that extremely fast switching rates may be realized without the introduction of objectionable .DELTA.I noise.
Summary of the Invention
A signal transmission line terminator for an off-chip driver circuit comprising a resistor and a decoupling capacitor placed on one chip, separate from the driver chip, so that path inductance between the resistor and capactor is reduced to a minimum. This arrangement greatly reduces .DELTA.I terminator noise and significantly enhances system performance, especially at the extremely high data switching rates encountered in high performance computers.
Brief Description of the Drawing
FIG. 1 is a schematic diagram of a terminator resistor and representative decoupling capacitors of the single chip configuration of the present invention; and
FIG. 2 is a cross-sectional view of a chip structure equivalent to the schematic diagram of FIG. 1.
Best Mode for Carrying Out the Invention
Push-pull drivers, characterized by a plurality of voltage sources (V.sub.C and V.sub.T) connected to the output elements thereof, are widely used in high performance machines. Accordingly, the preferred embodiment of the present invention will be described in the context of such a driver. To reduce power dissipation, the terminator resistor of such a driver is connected to V.sub.G. V.sub.G is a voltage level between V.sub.C and V.sub.T.
The switching current from a state-of-the-art push-pull driver chip flows via its terminator resistor through the power pins to the module decoupling capacitors or board decoupling capacitors, as the case may be, to the respective voltage sources V.sub.C and V.sub.T. There is normally very large AC resistance between V.sub.CC and V.sub.G (ground) and between V.sub.T and V.sub.G (ground) for most chip circuit designs. Consequently, there is no substantial loading effect presented by the internal chip circuits to alleviate .DELTA.I switching noise. This fact, coupled with the relatively high inductive reactance presented by the power pins through which the switching currents flow from all driver circuits, produces unacceptable .DELTA.I noise when large numbers of driver circuits switch simultaneously. The limiting factor for the maximum acceptable number of simultaneously switching drivers has been found to be the inductance in the path between the driver circuit chip terminator resistor and the respective decoupling capacitors.
In accordance with the present invention, the aforementioned limiting factor is removed by use of a unique decoupling capacitor-terminator resistor chip in which capacitors and resistors are merged, thereby minimizing the path inductance therebetween. The basic design is shown in FIG. 1 in which decoupling capacitors C.sub.1 and C.sub.2 are formed with terminator-resistor R on the same chip 1 separate from the chip (not shown) on which the push-pull driver circuit is located. The two chips normally are mounted on and connected together through a module. One terminal of each of capacitors C.sub.1 and C.sub.2 is connected to a respective voltage source V.sub.C and V.sub.T. The other capacitor terminals are commonly connected to ground and to one terminal of resistor R1. The other terminal of resistor R is connected to the output of a respective push-pull driver circuit on a seperate chip (not shown).
A preferred embodiment of the chip structure of FIG. 1 is shown in the FIG. 2 cross-section. The same designations are used in FIG. 2 for the corresponding elements of FIG. 1. Resistor R.sub.1 consists of n diffusion 3 in P.sup.- chip substrate 2. Silicon dioxide layer 4 is apertured to allow contacts 5 and 6 to opposite ends of resistor R.sub.1. Contact 5 is connected to ground member G which also forms a common plate of capacitors C.sub.2 and C.sub.1. Additional dielectric layer 7 separates member G from the opposing plates 8 and 9 of capacitors C.sub.2 C.sub.1, respectively. Plates 8 and 9, in turn, are connected to voltage sources V.sub.T and V.sub.C, respectively. Contact 6 is connected to the output of an associated push-pull driver (not shown) which also is connected to voltage sources V.sub.T and V.sub.C.
It should be noted that the connections 5 between resistor R.sub.1 and capacitors C.sub.2 and C.sub.1 is of minimal length (less than a micron) and of negligible inductive reactance at the switching speeds of high performance machines so that .DELTA.I noise is substantially eliminated, as previously explained.
Claims
We claim:
1. A signal line terminator for a driver circuit energized by at least one source of voltage relative to ground and formed on a first semiconductor chip, said terminator comprising: one capacitor for each said voltage source and at least one resistor formed on a second chip, said first and second chips being connected to each other, one terminal of said resistor and one terminal of each said capacitor being connected to said ground, the other terminal of said resistor being connected to said driver circuit, the other terminal of each said capacitor being connected to a respective one of said at least one voltage source, said resistor being formed of a doped region of one conductivity type in said second chip and covered by a first dielectric layer apertured to provide first and a second conductive contacts to said region, and each said capacitor being formed of a first conductive layer on the upper surface of said first dielectric layer and a respective second conductive layer spaced from said first layer by a second dielectric layer, said first conductive layer and one of said contacts being connected together and to said ground.
2. The terminator defined in claim 1 wherein said second chip is a semiconductor chip.
3. The terminator defined in claim 1 wherein said first and second chips are mounted on and connected together via a module.
4. The terminator defined in claim 1 wherein said driver circuit is a push-pull driver circuit energized by two sources of voltage.
5. The terminator defined in claim 4 wherein two capacitors are formed on said second chip.
Patent Citations (18)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US1549394 | 1925-08-01 | Tyler | |
| US2064841 | 1936-12-01 | Liebmann | |
| US2566666 | 1948-02-01 | Khouri et al. | |
| US3065358 | 1962-11-01 | Lee et al. | |
| US3200326 | 1965-08-01 | Pritikin et al. | |
| US3585399 | 1971-06-01 | Andrews, Jr. | |
| US3751681 | 1973-08-01 | Jordan, Jr. | |
| US3751682 | 1973-08-01 | Howe | |
| US3832575 | 1974-08-01 | Dasgupta et al. | |
| US3904886 | 1975-09-01 | Ehling et al. | |
| US4209663 | 1980-06-01 | Sekiguchi | |
| US4210885 | 1980-07-01 | Ho | |
| US4228369 | 1980-10-01 | Anantha et al. | |
| US4298846 | 1981-11-01 | Hirano et al. | |
| US4398106 | 1983-08-01 | Davidson et al. | |
| US4414480 | 1983-11-01 | Zasio | |
| US4453153 | 1984-06-01 | Capek et al. | |
| US4477736 | 1984-10-01 | Onishi |
Non-Patent Literature (5)
- Ku et al, "Capacitor Structure for Integrated Circuit Semiconductor Devices", IBM Tech. Disc. Bull., vol. 18, No. 11, Apr. 1976, pp. 3693-3694.
- Bove et al, "Impedance Terminator for AC Testing Monolithic Chips", IBM Tech. Disc. Bull., vol. 15, No. 9, Feb. 1973, pp. 2681-2682.
- Abbas et al, "Bipolar Structure with Junction Capacitance Integrated within Each Cell", IBM TDB, vol. 24, No. 3, Aug. 1981, pp. 1757-1758.
- Davidson et al, "Capacitor for Multichip Modules", IBM Tech. Disc. Bull., vol. 20, No. 8, Jan. 1978, pp. 3117-3118.
- IBM TDB, vol. 22, No. 11, Apr. 1980, "Decoupling Capacitor Implementation Scheme", I. Feinberg, A. Platt, L. L. Wu, pp. 4919-4921.