US 4,521,883 AGrant
Telephony Apparatus Having Filter Capacitor Switched to Undergo Discrete Phase Jumps
Issue Date:1985-06-04
•8 Claims
•2 Drawing Sheets
Abstract
A telephony audio signal is transmitted as a digital signal by a transmitter that derives: (1) a master clock of frequency F.sub.MC, (2) a time slot signal of frequency F.sub.TS =F.sub.MC .div.2.sup.N', and (3) a transmit control signal of frequency F.sub.WT =F.sub.MC .div.2.sup.N. The frequencies F.sub.TS and F.sub.WT control the digital signal transmission frequency. A receiver responsive to the digital signal derives the master clock frequency and includes a switched capacitor filter. The receiver derives a reception synchronization signal having a frequency F.sub.RS that is much lower than and asynchronous with the master clock frequency but which has approximately the same frequency as the time slot signal. In response to the information signal and the master clock frequency at the receiver and to the reception synchronization signal, a pulse amplitude modulated signal indicative of the information signal to which the receiver is responsive is supplied to the switched capacitor filter. In response to the master clock frequency at the receiver and the reception synchronization signal a switching control signal for the filter is derived. The filter is switched a predetermined number of times during each period of the reception synchronization signal. The switching times undergo discrete phase jumps that occur at times such that the filter is switched in a plesiosynchronous manner with the reception synchronization signal.
Metadata
Inventor
- Bernard Roche
Application Information
Application Number:US 3907899
Filing Date:1982-06-21
Priority Date:1981-06-22
Art Unit:263
Classifications
IPC:
H04J 306
Field of Search:
370375333100110173
Patent Drawings (2 sheets)
Description
Background of the Invention
1. Field of the Invention
The present invention relates to pulse code modulation (PCM) and is telephone communication systems and receivers, wherein the receiver comprises a switched capacitor filter and more particularly to a receiver including a switched capacitor filter that is switched a predetermined number of times during each synchronization period by a control signal having discrete phase phase shifts.
It is a known fact that a resistor plus capacitor (RC) network is equivalent to one in which each resistor is replaced by a combination of a capacitor and two switch circuits. If C.sub.R is the capacity of the combination capacitor and T the switching period of the switch circuits, then the resistance R equivalent combination is given by
(See "Sampled Analog Filtering Switched Capacitors as Resistor Equivalents" by Jerry Caves and al., I.E.E.E. Journal of Solid State Circuits, Vol. SC 12, No. 6, December, 1977). For the operation of filters using switched capacitors for processing an audio-frequency signal, a clock of some 128 to 512 kHz is required.
In PCM systems, two types of synchronization are required, viz: frame synchronization and bit synchronization. Therefore digital transmission and reception terminals of a monolithic "codec+filter" circuit are each comprised of a group of three terminals transmitting or receiving the following signals:
(a) the information bits in the form of a digital sequence from 64 to 2048 kbit/s;
(b) clock bits synchronous with the information bits used for reading out the latter;
(c) a frame synchronization signal permitting identification of the time slot in the frame or multiframe.
U.S. Pat. No. 3,649,757 issued Mar. 14, 1972 discloses a decoder for receiving PCM signals and frame synchronization signals and connected to an output analog filter.
Over and above these two groups of three terminals, the circuit, in order to function, requires a 2048 kbit/s master clock (case of A coding law).
The control signals for the transmission and reception switched capacitor filters generally result from dividing the master clock. This master clock, unless split into two, can only be synchronous, in the case of the asynchronous codecs, with one of the transmission and reception synchronization signals; it is plesiosynchronous with the other. It will be assumed that the master clock is synchronous with the transmission synchronization signal.
The master clock pulses and consequently the switched capacitor reception filter control signal which is deduced therefrom by division is plesiosynchronous, i.e., close to being synchronous, with the reception synchronization signal.
The lack of synchronism between the reception synchronization signal and the switched-capacitor reception filter control signal gives rise to parasitic spectral lines in the output signal from this filter; the intensity of the spectral lines is somewhat excessive thus making the integrated circuit unusable.
2. Description of Prior Art
These parasitic spectral lines may be avoided by:
utilizing two master clocks respectively synchronous with the time slot defining signals in the transmission and reception directions thus requiring two additional pins and the inclusion of a circuit for the two clocks outside the integrated circuit;
providing a master reception clock synchronous with the received synchronization signal using a phase lock loop, which needs a significant area of the silicon chip (.perspectiveto.15% of the silicon circuit area);
introducing a pulse amplitude-modulated signal smoothing cell between the decoder and the reception filter, which also needs additional area on the silicon chip.
The prime object of this invention is to provide a monolithic "codec+filter" integrated circuit in which the parasitic spectral lines are eliminated by employing a perfected frequency divider circuit using an integrated circuit having an additional area much less than than used by a phase lock loop or prefiltering cell.
It will now be shown in relation to FIGS. 1a and 1b how the lack of synchronization between the reception synchronization signal and the switched-capacitor reception filter control signal causes parasitic spectral lines.
In reference to FIG. 1b, a block diagram of a decoder and switched capacitor filter of the prior art, there are provided an input shift register 1, a decoder 2, a switched-capacitor low pass filter 3 with a pass band from 0 to 3,400 Hz, a smoothing cell 4, an output amplifier 5 and the audio-frequency signal output terminal 6. Input register 1 has three inputs 11, 12, 13 that respectively receive the information bits (IB), the clock bits (CB) and the reception synchronization signal (RS). The circuit of FIG. 1b responds to master clock (MC) and reception synchronization signal (RS) to derive control signal (WR), having a frequency F.sub.WR. The transmitter of FIG. 1a responds to master clock (MC) to derive control signal (WT) and time slot defining signal (TS).
The frequencies of signals IB, CB, TS, RS, MC and WR are respectively given by F.sub.IB, F.sub.CB, F.sub.TS, F.sub.RS =F, F.sub.MC, F.sub.WR =F'. By way of an example, it may be assumed that:
In the case of a coder and transmission filter (FIG. 1a), the signals defining the time slots TS and controlling the transmission filter WT are both derived from the master clock by divider 17 dividing the master clock pulse frequency F.sub.MC by 2.sup.N =8, (N=3) and 2.sup.N' =256, (N'=8) so that the frequencies F.sub.TS and F.sub.WT of signals TS and WT are F.sub.MC .div.2.sup.N and F.sub.MC .div.2.sup.N' respectively.
In the case of a decoder and reception filter (FIG. 1b), it is not possible to obtain (RS) and (WR) by division of (MC) since (TS) and (RS) are asynchronous and (TS) has already been made synchronous with (WT).
Let the following expressions be written, where: ##EQU1## where .pi.(t) is a function defined by: ##EQU2## F being the sampling frequency.
The spectrum of the sampled signal is: ##EQU3##
The signal resampled at a frequency F' is: ##EQU4## having a Fourier transform given by: ##EQU5##
First example:
The frequency (nF-kF') falls within the band 0-4 kHz for F=8 kHz; F'=256 kHz; k=1; n=32.
If it is assumed that:
then we have:
.epsilon.=25.6 Hz and its multiples upto the 156th degree.
Second example:
The frequency (nF-kF') falls within the band 0-4 kHz for F=8 kHz; F'=2048 kHz; n=256; k=1
If it is assumed that:
then we have:
.epsilon.=204.8 kHz and its multiples upto the 19th degree.
In view of the attenuation introduced by the ##EQU6## and the order of magnitude of .epsilon., the calculation may be restricted in the majority of cases for determining the line amplitude in the 0-4 kHz band to: ##EQU7##
Tables 1 and 2 set forth:
the relative level of the main lines for a sinusoidal signal with frequencies of respectively 700, 1000 and 1100 Hz;
the signal to noise ratio for various audio signal frequencies in the event of a reception filter control signal frequency F' equal to (1+5.times.10.sup.-5).times.F' where F'=128, 258 or 2048 kHz.
Summary of the Invention
In the invention, a divider of the master clock frequency F.sub.MC controls the switched-capacitor reception filter such that this divider produces a constant number of samples per reception synchronization period, i.e. per analog signal sample.
The advantage of this solution lies in achieving good quality characteristics with a divider circuit which needs only a very small area of the integrated circuit semiconductor chip compared to the area of a phase lock loop or a prefiltering cell.
Brief Description of the Drawings
The invention will now be described in detail with reference being made to the accompanying drawings in which:
FIG. 1a and 1b depict the transmitter and receiver part in a codec+filters as per former art and that was described in relation to the foregoing:
FIG. 2 is a signal diagram useful in describing the sampling of the analog signal and the resampling due to the switched-capacitor filter;
FIG. 3 depicts the switched-capacitor filter control circuit; and
FIG. 4 is a signal diagram useful in describing how the circuit in FIG. 3 functions.
Description of Preferred Embodiments
Referring now to FIG. 2, there is illustrated a square wave "a" representing a reception synchronization signal at frequency F, a multi-level signal "b" having transitions synchronized with the positive going variations of square wave "a" to represent PAM samples in NRZ form, and a filter control signal "c" having a frequency F.sub.MC /2.sup.N =F'. Signals "a" and "c" with frequencies F and F' are not synchronized, thus giving rise to the parasitic spectral lines.
The amplitudes of these parasitic lines are given in Table No. 1, infra, in the cases of 700, 1000 and 1100 Hz sinusoidal signals and of the first example above where the lines differ by .epsilon.=25.6 Hz.
In Table No. 2 are given the signal to noise ratio for various audio-signal frequencies as was stated previously. From Table 2, it is noted that the condition generally imposed on monolithic "codec+filter" integrated circuits, namely that the parasitic lines and the signal between 700 and 1100 Hz differ by 46 dB, is not satisfied for certain values of .nu. and F'.
In FIG. 3 which depicts the codec and filters as per the invention, frequency divider 7 (FIG. 1b) which generates the frequency F' filter control signal using the frequency F.sub.MC master clock is replaced by a frequency division unit 20 controlled such that unit 20 generates a constant number of filter control pulses per amplitude modulated sample leaving the decoder, i.e. per time slot period 1/F. Putting this another way, there is a constant number of pulses F' per period 1/F and the frequency F' signal undergoes phase jumps.
The amplitude of 2.sup.N frequency divider 7 of division unit 20 is connected to drive a counter 21 with (N'-N) stages; counter 21 overflows upon reaching 2.sup.(N-N') -1, as detected by AND gate 22. The overflow indicating output signal of gate 22 is fed, on the one hand, with inversion, to AND gate 23 which regulates the master clock pulse supply to divider 7 and, on the other hand, to a D-type flip-flop 24.
The circuit comprising frequency divider 7, counter 21, AND gate 22 and AND gate 23 behaves like a consecutive pulse train generator with a frequency F'. If N=3 and if the master clock supplies clock pulses at a frequency 2048 kHz, then F'=(2048 kHz/23)=256 kHz. Counter 21 then counts to 31, whereby the generator comprising divider 7 produces 32-pulse pulse trains at a recurrence frequency of 256 kHz. The generator comprising divider 7 stops when counter 21 and gate 22 detect that the generator has derived 31 pulses and recommences at the instigation of D-type flip-flop 24 which feeds a reset (RZ) pulse to the counter 21, thus unblocking AND gate 23.
D-type flip-flop 25 repositions the leading edges of the frequency F signal on the frequency F.sub.MC master clock signal leading edges as shown by waveforms "a", "b" and "c" in FIG. 4. The output signal SI from D-type flip-flop 25 is fed into input register 1 and the clock input of D-type flip-flop 24; an input of flip-flop 24 receives the overflow signal from counter 21 (line 3 in FIG. 4). D flip-flop 24 supplies counter 21 with a start, i.e. reset signal RZ which coincides with the leading edge of signal SI. Flip-flop 24 is set to the reset position by the master clock signal MC.
It is clear that, since the frequencies F.sub.MC and F of master clock signal MC and reception synchronization signal RS are not synchronized, there are not always 256 master clock pulses in one synchronization period 1/F=125 .mu.s. Each train of 32 pulses should therefore commence either at the end of the 32nd pulse or 488 ns later. The reception synchronization signal of waveform "a", having a period of 125 microseconds, has a frequency of 8 kHz; i.e., there is a time slot frequency, F, of 8 kHz.
In FIG. 3:
Division factor of divider 7: ##EQU8##
Division factor of counter 21: ##EQU9##
Let us assume that F'=128,000 Hz, with F and F.sub.MC keeping the same values as before. Then: ##EQU10##
There are 16 pulses at recurrence frequency F' in each period of signal SI as indicated in line d of FIG. 4.
Table No. 3 gives the amplitude of the strongest parasitic lines together with the signal to noise ratio for various audio-frequency signal frequency values. It can be seen that the difference between the parasitic lines and the signal is greater between 700 and 1100 Hz than 46 dB.
Claims
What I claim is:
1. A system for transmitting and receiving telephony audio signals comprising: a transmitter, the transmitter including: means responsive to a telephony audio signal to be transmitted for deriving a digital information signal, a master clock source having a frequency F.sub.MC, means responsive to the master clock source for deriving a time slot defining signal having a frequency F.sub.TS =F.sub.MC .div.2.sup.N', where N' is an integer greater than 2, and for deriving a transmit control signal having a frequency F.sub.WT =F.sub.MC .div.2.sup.N, where N is an integer greater than 1 and less than N', the frequencies F.sub.TS and F.sub.WT controlling the frequency at which the digital information is transmitted from the transmitter; a receiver responsive to the digital information signal, the receiver including: a switched capacitor filter, means for deriving the master clock frequency F.sub.MC, means for deriving a reception synchronization signal having a frequency F.sub.RS that is much lower than and asynchronous with the master clock frequency but which has approximately the same frequency as the time slot defining frequency, means responsive to the information signal and the master clock frequency at the receiver, as well as to the reception synchronization signal, for supplying a pulse amplitude modulated signal indicative of the information signal to which the receiver is responsive to the switched capacitor filter, means responsive to the master clock frequency at the receiver and the reception synchronization signal for deriving a switching control signal for the switched capacitor filter so that the filter is switched a predetermined number of times during each period of the reception synchronization signal while causing the switching time to undergo discrete phase jumps that occur at times uch that the filter is switched in a manner that is plesiosynchronous with the reception synchronization signal, the means for deriving the switching control signal including means for normally dividing the frequency of the master clock signal at the receiver by 2.sup.N, and means for inhibiting derivation of a cycle by the means for dividing in response to the means for dividing deriving 2.sup.N'-N cycles.
2. The system of claim 1 further including means for deactivating the means for inhibiting in response to the first transistion of a predetermined polarity that occurs in the master clock frequency at the receiver that occurs after the first transition of a predetermined polarity of the reception synchronization signal that occurs after the frequency divider has derived 2.sup.N'-N cycles.
3. The system of claim 2 wherein the means for frequency dividing includes a 2.sup.N frequency divider having an output coupled to the filter as the switching control signal and to a counter for sensing a count of 2.sup.N'-N -1 from the frequency divider, the frequency divider being responsive to a gate having an input responsive to the master clock frequency at the receiver and an inhibiting input coupled to respond to an output of the counter indicating that a count of 2.sup.N'-N -1 has been sensed thereby, and flip-flop means responsive to the counter output indicating that the count of 2.sup.N'-N -1 has been sensed, to the master clock frequency at the receiver and the reception synchronization signal for resetting the counter.
4. The system of claim 1 wherein the means for frequency dividing includes a 2.sup.N frequency divider having an output coupled to the filter as the switching control signal and to a counter for sensing a count of 2.sup.N'-N -1 from the frequency divider, the frequency divider being responsive to a gate having an input responsive to the master clock frequency at the receiver and an inhibiting input coupled to respond to an output of the counter indicating that a count of 2.sup.N'-N -1 has been sensed thereby.
5. Apparatus for detecting a digital information signal indicative of telephony analog signals, the digital signal being coupled to a receiver together with a reception synchronization signal and a master clock signal, the reception synchronization signal having a frequency F.sub.RS which is much lower than and is asynchronous with a constant frequency of the master clock signal having a frequency F.sub.MC, the detecting apparatus comprising: a switched capacitor filter, means responsive to the information signal and the master clock signal and the reception synchronization signal for supplying a pulse amplitude modulated signal indicative of the information signal to which the receiver is responsive to the switched capacitor filter, means responsive to the master clock frequency and the reception synchronization signal for deriving a switching control signal for the switched capacitor filter so that the filter is switched a predetermined number of times during each period of the reception synchronization signal while causing the switching times to undergo discrete phase jumps that occur at times such that the filter is switched in a manner that is pleisosynchronous with the reception synchronization signal, the means for deriving the switching control signal including means for normally dividing the frequency of the master clock signal by a predetermined factor, and means for inhibiting derivation of a cycle by the means for dividing in response to the means for dividing deriving a predetermined number of cycles.
6. The apparatus of claim 5 wherein the means for normally dividing includes means for dividing the frequency of the master control signal by 2.sup.N, and the means for inhibiting derivation inhibits the derivation of a cycle by the means for dividing in response to the means for dividing deriving 2.sup.N'-N cycles.
7. The apparatus of claim 6 wherein the means for frequency dividing includes a 2.sup.N frequency divider having an output coupled to the filter as the switching control signal and to a counter for sensing a count of 2.sup.N'-N -1 from the frequency divider, the frequency divider being responsive to a gate having an input responsive to the master clock frequency at the receiver and an inhibiting input coupled to respond to an output of the counter indicating that a count of 2.sup.N'-N -1 has been sensed thereby, and flip-flop means responsive to the counter output indicating that the count of 2.sup.N'-N -1 has been sensed, to the master clock frequency at the receiver and the reception synchronization signal for resetting the counter.
8. The apparatus of claim 5 wherein the means for frequency dividing includes a 2.sup.N frequency divider having an output coupled to the filter as the switching control signal and to a counter for sensing a count of 2.sup.N'-N -1 from the frequency divider, the frequency divider being responsive to a gate having an input responsive to the master clock frequency at the receiver and an inhibiting input coupled to respond to an output of the counter indicating that a count of 2.sup.N'-N -1 has been sensed thereby.
Patent Citations (3)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US3649757 | 1972-03-01 | McNeilly et al. | |
| US3732376 | 1973-05-01 | Chatelon | |
| US4124778 | 1978-11-01 | Amass |
Non-Patent Literature (1)
- S. Maskara, "Novel Synchronization Scheme for Rate Half Convolutional", IE(I) Journal-ET, vol. 61, Apr. 1981, pp. 80-82.