Time Division Multiplex Switching Network Unit

This application is related to an application, Ser. No. 345,595, filed 2/4/1982 now U.S. Pat. No. 4,455,648 issued 6/19/84.

1. Field of the Invention

The present invention relates to a time division multiplex (TDM) switching network unit for the connection of a plurality of pulse code modulation (PCM) lines, which implements a time-wise assignment and a spatial assignment of time channels used on PCM lines for the incoming direction of transmission to time channels used on PCM lines for the outgoing direction of transmission by virture of a cyclic input of the incoming PCM words into the storage cells of its data memory, and by correspondingly delayed random reading of the outgoing PCM words from the storage cells.

2. Description of the Prior Art

In known switching networks which are constructed from switching network units of this kind (e.g. "International Zurich Seminar", 1972, B4 (1) to B4 (5)), the switching network units which are used possess an equal number of inputs and outputs, and therefore as many PCM lines for the incoming direction of transmission are connected as PCM lines for the outgoing direction of transmission.

If the number of PCM lines to be connected to a switching network exceeds the number of inputs and outputs of such switching network units, it is either possible to construct a multi-stage switching network from switching network units of this kind, or else the switching network can be formed from a plurality of single-stage switching network units, each of which comprise as many switching units as switching network components, in which case the incoming TDM lines which are connected to the switching network units are also each connected to a corresponding input of the switching network unit of every other switching network component, and equivalent outputs of these switching units within the individual switching network components are connected to one another and to an outgoing TDM line (see "Commutation & Electronique", No. 40, January 1973, Page 14-40).

The multi-stage switching network construction requires an increase in the transit times during the connection of inputs and outputs and, if the number of stages is even, an oblique load sensitivity. Although these disadvantages do not exist in the aforementioned single-stage switching network versions, instead a multiplication of the connection possibilities leads to a quadratic increase in the required switching network units.

An increase in the number of PCM lines connected to a single TDM switching network unit, in particular when these units are to be constructed in integrated circuitry, is restricted, on the one hand, by technological aspects and, on the other hand, by the clock pulse speeds required for input and output.

The object of the invention, therefore, is to provide a TDM switching unit which, regardless of the last-mentioned restrictions, permits the connection of a larger number of input and output lines and thus provides more favorable conditions for the construction of switching networks having larger numbers of terminals.

This object is realized in a TDM switching unit of the type generally set forth above, and according to the present invention, in that the unit comprises a plurality, preferably two, of identical switching network modules, which include inputs for the connection of PCM lines for the incoming direction of transmission in this number and/or for the transmission of PCM information with this bit clock pulse frequency, and further each include an information memory of corresponding capacity. In respect of each pulse frame, PCM words can be input and stored in a number which is a multiple--equal to the aforementioned number--of the number of PCM words which, during one pulse frame, can be read on the PCM lines for the outgoing direction of transmission which are connected to the outputs. Equivalent inputs of these switching network modules are, in each case, connected to one another.

The invention is based on the recognition that the limits for the clock pulse frequency during the operation of such TDM switching network units which, as stated, are reached relatively rapidly, in particular in an integrated circuitry construction, are greater in the case of the cyclic input of PCM words into the information memory of such units than at the time of the random access reading from such an information memory. Therefore, this means that the TDM switching network unit constructed in accordance with the present invention represents a favorable solution, not only in respect of the technological problems of the production of an integrated module which comprises, for example, in the restriction of the number of outgoing terminals, but also in respect of the aforementioned clock pulse frequencies.

In comparison to the use of switching network units in which the limit of the number of terminals is lower, for the above-described reasons, a TDM switching network constructed employing TDM switching network units will require smaller number of stages up to larger number of terminals if a multi-stage arrangement is selected, and will require a lower expense if the above-mentioned single-stage version is selected.

Other objects, features and advantages of the invention, its organization, construction and operation will be best understood from the following detailed description, taken in conjunction with the accompanying drawing, on which:

FIG. 1 is a block circuit diagram of a module such as may be employed to construct the TDM switching unit of the present invention;

FIG. 2 is a simplified block diagram of a TDM switching network unit constructed in accordance with the present invention; and

FIGS. 3 and 4 illustrate connection variations of the switching network unit illustrated in FIG. 2.

Referring to FIG. 1, 16 incoming PCM lines PCMk0-PCMk15, and 8 outgoing PCM lines PCMg0-PCMg7 are connected to a switching-network module. The access to the incoming PCM lines takes place via line-individual series/parallel converters SP0-SP15 by which the bits of the PCM words, which occur in serial fashion of the PCM lines, are converted into parallel form. Accordingly, the series/parallel converters each include 8 output lines.

These output lines are connected to a multiplexer MUX which combines the PCM words which occur in parallel form on a super-multiplex line SMk, which likewise includes 8 line wires.

The super-multiplex line SMk is connected to an information memory IS, also called a speech memory, which includes as many storage cells, each for one PCM word, as PCM words can be supplied during a pulse frame via the incoming PCM lines. In the illustrated exemplary embodiment of the invention in which 16 incoming PCM lines are connected, each of which is to be assigned to a PCM basic system 30/32, the number of storage cells amounts to 512, each comprising 8 bits, so that the total storage requirement is for 4096 bits.

The input of the PCM words arriving on the PCM lines PCMk0-PCMk15 into the information memory is effected cyclically, for which purpose an input counter EZ supplies the appropriate drive addresses for the information storage cells via a decoder DEC1.

As stated above, the reading of the PCM words from the information memory IS takes place with random access. The appropriate drive addresses are supplied by a holding memory HS which in the present example contains 256 storage cells for drive addresses, which each comprise 9 bits and one parity bit. The storage cells of the holding memory HS are cyclically operated by an output counter AZ via a decoder DEC2. They each emit 256 drive addresses in respect of each pulse frame via a switch S and the aforementioned decoder DEC1.

The PCM words read from the speech memory IS are fed on a super-multiplex line SMg for the outgoing direction of transmission to a demultiplexer DEMUX from which, depending upon their position in time, they are transmitted via groups of lines, each comprising 8 lines, to parallel/series converters PS0-PS7 whose series outputs are connected to the aforementioned PCM lines for the outgoing direction of transmission PCMg0-PCMg7.

It will be clear from the above that, because of the cyclic input, twice as many PCM words are input into the memory IS are withdrawn from the memory at the time of reading. An increase in the frequency at the time of the random reading would no longer safely lead to fall-free operation.

For the sake of clarity, the register R will be described which represents a further component of FIG. 1 and which comprises an interface to a control unit, for example in the form of a .mu.-processor from which, during the establishment of new connections, appropriate information memory addresses are input into the holding memory.

FlG. 2 illustrates how, employing a plurality of switching network modules of the type illustrated in FIG. 1, it is possible to construct a switching network unit in accordance with the present invention. If it is assumed that the number of PCM words input during each pulse frame is twice the number of random output PCM words, which forms the basis of the description of the exemplary embodiment illustrated in FIG. 1, then two such switching network modules BS1 and BS2 are combined to form one switching network unit. If the ratio of input to output PCM words were 3:1, three switching network modules would be needed. However, an increase in the aforementioned ratio and in the number of switching network modules is restricted for reasons of expense. As shown in FIG. 2, the equivalent inputs of the two modules BS1 and BS2 of the switching network unit are connected to one another. In the event that modules corresponding to FIG. 1 are used, a switching network unit of this kind, as shown in FIG. 2, possesses 16 inputs for the connection of 16 incoming PCM lines PCMk0-PCMk15, and likewise 16 outputs for the connection of outgoing PCM lines PCMg0-PCMg15. During the operation of a TDM switching network unit of this kind, all of the PCM words supplied on the 16 incoming PCM lines are input both into the information memory of the switching network unit BS1 and into the information memory of the switching network unit BS2, but in each of the individual switching network units only PCM words which are output from these information memories are those which are to be further transmitted on one of the PCM lines for the outgoing direction of transmission which are connected to the switching network module in question. Therefore, the switching network unit illustrated in FIG. 2 represents a blocking-free switching network.

In contrast to the described conditions in which it has been assumed that the switching network modules or switching network unit is/are connected to PCM lines which extend in PCM basic systems, and, therefore, in the case of a PCM system 30/32, a bit pulse train frequency of 2.048 MHz has been assumed, it is also possible to connect PCM lines which run in PCM super-systems in which the bit clock pulse frequency is appropriately higher. In this case, it is merely necessary to ensure that the number of PCM words input during each pulse frame from the incoming PCM lines does not exceed the number 512 and that no more than 256 PCM words must be read from each of the information memories during each pulse frame.

As can be seen from FIGS. 3 and 4, this results in different possible combinations.

Therefore, in accordance with FIG. 3, the TDM switching network, in accordance with the invention, is connected to 8 incoming PCM lines PCMk0-PCMk7, on which 2.048 Mbit/s are transmitted, and to 2 incoming PCM lines PCMk8 and PCMk9 on which 8.192 Mbit/s occur. The outputs of each of the switching network modules BS1 and BS2 are connected to 4 outgoing PCM lines PCMg0-PCMg3 and PCMg5-PCMg8 on which 2.048 Mbit/s are transmitted and to a PCM line PCMg4 and PCMg9 on which 8.192 Mbit/s occur.

In the exemplary embodiment illustrated in FIG. 4, at the input are connected 4 PCM lines PCMk0-PCMk3 which extend in PCM super-systems having a transmission frequency of 8.192 Mbit/s, whereas at the output end there are connected in each case, 2 PCM lines, PCMg0-PCMg3, for PCM super-systems with a transmission frequency of 8.192 Mbit/s.

Although we have described our invention by reference to particular illustrative embodiments thereof, many changes and modifications of the invention may become apparent to those skilled in the art without departing from the spirit and scope of the invention. We therefore intend to include within the patent warranted hereon all such changes and modifications as may reasonably and properly be included within the scope of our contribution to the art.