US 4,376,900 AGrant
High Speed, Non-Saturating, Bipolar Transistor Logic Circuit
Issue Date:1983-03-15
•1 Claims
•1 Drawing Sheets
Abstract
A bipolar transistor logic circuit comprises an input terminal for receiving digital logic signals, an output terminal, an output driver including a current sink transistor and a current source transistor, and a control stage coupled between the input terminal and the output driver. When the control stage is nonconducting, the current source transistor is turned ON and the current sink transistor is turned OFF providing a first digital logic signal at the output terminal. When the control stage is conducting, the current source transistor is initially turned OFF and the current sink transistor is turned ON providing a second digital logic signal at the output terminal. If the output load does not provide the amount of current required by the current sink transistor, the current source transistor is turned ON by the control stage and provides the current sink transistor with collector current to prevent the sink transistor from saturating. In an embodiment providing a tri-state output capability, a second input terminal for receiving digital logic signals is coupled to the aforementioned control stage and to a second control stage. When both control stages are conducting, both the current source transistor and the current sink transistor are turned OFF. As a result, the output terminal is set to a high impedance state and neither provides current to nor withdraws from the output load.
Metadata
Inventor
- Lenard M. Metzger
Application Information
Application Number:US 1985809
Filing Date:1980-10-20
Priority Date:1980-10-20
Art Unit:254
Classifications
IPC:
H03K 19013H03K 19082H03K 1704
Field of Search:
307456-458;473;280;300
Patent Drawings (1 sheets)
Description
Background of the Invention
1. Field of the Invention
The present invention relates to a transistor digital logic circuit and, more particularly, to the prevention of saturation in bipolar transistor digital logic circuits so as to achieve fast switching.
2. Description Relative to the Prior Art
In digital logic circuits it is highly desirable to be able to switch from one output state to the other, especially when such circuits are used in memory configurations where circuit speed is a critical factor. To obtain a fast turn-on transition, high base drive currents are used. However, a high base drive current causes the transistor to deeply saturate and store excessive base charge. This base charge has to be removed when the transistor is to be turned off and results in a long turn-off delay.
To prevent saturation, which occurs when the collector to emitter voltage of a transistor drops below about 0.1 volt, some prior art circuits have used a Schottky barrier diode in shunt with the base-collector junction of the transistor to clamp the voltage across the base-collector junction at a relatively low forward level. The disadvantage of this structure is that additional process complexity is required in making Schottky diodes.
Summary of the Invention
In accordance with the present invention a logic circuit, incorporating an improved antisaturation configuration, has an input terminal for receiving digital logic signals, a first transistor connected to the input terminal and having a conductive state and a nonconductive state in response to the presence of high and low level digital logic signals, respectively, at the input terminal, an output terminal, and an output driver including a second transistor coupled between the first transistor and the output terminal and a third transistor coupled between the output terminal and ground. A control circuit coupled between the first transistor and the output driver has a first state which causes the third transistor to turn OFF and the second transistor to turn ON and produce a high level digital logic signal at the output terminal. The control circuit has a second state which initially causes the second transistor to turn OFF and causes the third transistor to turn ON and produce a low level digital logic signal at the output terminal. However, the control circuit is configured so that it turns ON the second transistor in response to a drop in the third transistor's collector voltage and provides the third transistor with collector current to maintain the collector voltage at a level which prevents the third transistor from going into saturation.
In a preferred embodiment having a tri-state output capability, a second input terminal responsive to digital logic signals is coupled to the first control circuit and to a second control circuit and provides a means for turning both of the output driver transistors OFF. The output terminal is, therefore, set to a third high impedance state and the circuit neither supplies current to nor withdraws current from the output load.
The invention and its objects and advantages will become more apparent by referring to the accompanying drawing and to the ensuing detailed description of the preferred embodiment.
Brief Description of the Drawing
The drawing is a schematic diagram of a preferred embodiment of the present invention employing transistor logic with a tri-state output capability.
Detailed Description of the Preferred Embodiment
With reference now to the drawing, a logic circuit 10 constructed in accordance with the teachings of the present invention includes an input stage 12 having a first input terminal 14 and a second input terminal 16, an output stage 18 comprising an output terminal 20 and an output driver 22, and first and second control stages 24 and 26 coupled between the input and output stages.
The input stage 12 includes three transistors Q.sub.1, Q.sub.2, and Q.sub.3 all arranged in an emitter-follower configuration. Transistor Q.sub.1 has its base connected to the input terminal 14, its collector connected to a positive voltage source V.sub.cc and its emitter coupled through a resistor R.sub.1 to ground. Transistor Q.sub.2 has its base connected to the input terminal 16, its collector connected to V.sub.cc and its emitter coupled through the resistor R.sub.1 to ground. Transistor Q.sub.3 has its base connected to the input terminal 16, its collector connected to V.sub.cc and its emitter coupled through a resistor R.sub.5 to ground. The input terminal 14 receives digital logic signals V.sub.in which cause the output driver 22 in a manner described in detail hereinbelow, to produce a high voltage (logic 1) at the output terminal 20 in response to a low input voltage (logic 0), and a low output voltage (logic 0) at the output terminal in response to a high input voltage (logic 1). The input terminal 16 receives control voltage signals V.sub.ts for setting the output terminal 20, in a manner described hereinbelow, in a third high impedance state.
The output driver 22 comprises a diode-connected transistor Q.sub.8, transistors Q.sub.9 and Q.sub.10, and a resistor R.sub.4. Transistor Q.sub.9 is arranged in an emitter-follower configuration with its collector connected to V.sub.cc and its emitter connected to the output terminal 20. Transistor Q.sub.10 has its collector connected to the output terminal 20 and its emitter connected to ground. The resistor R.sub.4 is coupled between the base of the transistor Q.sub.9 and V.sub.cc and the diode-connected transistor Q.sub.8 is coupled between the base of the transistor Q.sub.10 and ground. A high output voltage (logic 1) is provided at the output terminal 20 by turning transistor Q.sub.9 ON and turning transistor Q.sub.10 OFF and a low output voltage (logic 0) is provided at the output terminal 20 by turning transistor Q.sub.10 ON and turning transistor A.sub.9 OFF. Transistors Q.sub.9 and Q.sub.10 thus are driven in what is commonly called in the art a push-pull manner to in turn drive a load (not shown) at the output terminal 20.
The control stage 24 comprises (1) a transistor Q.sub.6 having its collector connected to a junction 25 between the resistor R.sub.4 and the base of transistor Q.sub.9, and its emitter connected to the base of transistor Q.sub.10, (2) a resistive divider comprising series resistors R.sub.2 and R.sub.3 coupled between the base of a transistor Q.sub.6 and a junction 27 located between the emitters of the transistors Q.sub.1 and Q.sub.2 and the resistor R.sub.1, and (3) a transistor Q.sub.4 having its emitter connected to the collector of transistor Q.sub.6, its collector connected to the base of Q.sub.6 and its base connected to a junction 28 between the resistors R.sub.2 and R.sub.3.
When the circuit 10 is operating as a line driver, the control stage 24 has a nonconductive state when the voltage V.sub.in at the input terminal 14 is low causing the transistor Q.sub.10 to turn OFF and the transistor Q.sub.9 to turn ON. The control stage 24 has a conductive state when the voltage V.sub.in is high which tends to turn the transistor Q.sub.9 OFF and causes the transistor Q.sub.10 to turn ON. However, the control stage 24 is configured so that it turns ON transistors Q.sub.9 in response to a drop in the collector voltage of the transistor Q.sub.10. When turned ON, transistor Q.sub.9 provides the transistor Q.sub.10 with collector current to maintain the collector voltage of Q.sub.10 at a level which prevents it from going into saturation.
The control stage 26 similarly comprises (1) a transistor Q.sub.7 having its collector connected to the base of transistor Q.sub.10 and its emitter connected to ground, (2) a resistive divider comprising series resistors R.sub.6 and R.sub.7 coupled between the base of transistor Q.sub.7 and a junction 32 located between the emitter of Q.sub.3 and the resistor R.sub.5, and (3) a transistor Q.sub.5 having its emitter connected to the base of the transistor Q.sub.10, its collector connected to the base of transistor Q.sub.7 and its base connected to a junction 34 between the resistors R.sub.6 and R.sub.7.
When the circuit 10 is operating in the tri-state condition, both the control stages 24 and 26 are conductive and operate to clamp the base drives to the transistors Q.sub.9 and Q.sub.10 at levels which are insufficient to turn ON either transistor. The transistors Q.sub.9 and Q.sub.10 are thus held in their nonconducting high impedance state and as a result, the output terminal neither provides current to ("sources") nor withdraws current from ("sinks") the load.
In operation with the control voltage V.sub.ts at input terminal 16 low, transistors Q.sub.2 and Q.sub.3 are turned OFF. When Q.sub.3 is OFF, transistors Q.sub.5 and Q.sub.7 are OFF and the circuit 10 performs as a line driver in response to digital logic signals V.sub.in at the input terminal 14.
When V.sub.in is low (logic "0") transistor Q.sub.1 is turned OFF. When both transistors Q.sub.1 and Q.sub.2 are OFF, the transistors Q.sub.4 and Q.sub.6 are turned OFF. Likewise with Q.sub.6 OFF, transistors Q.sub.8 and Q.sub.10 are also turned OFF. Only transistor Q.sub.9 is turned ON and provides a high level V.sub.out (logic "1") at the output terminal 20. When turned ON, transistor Q.sub.9 drives the output terminal 20 with a source of current whose maximum magnitude will be dependent on the size of Q.sub.9 and the size of the resistor R.sub.4. Transistor Q.sub.9 is arranged in an emitter-follower configuration and thus by its nature is nonsaturating.
When V.sub.in is high (logic "1"), transistor Q.sub.1 is turned ON. When Q.sub.1 is ON, current flows to the bases of transistors Q.sub.4 and Q.sub.6 turning them ON. When Q.sub.6 is ON, it withdraws current from the base of transistor Q.sub.9 tending to turn Q.sub.9 OFF and provides emitter current to the bases of transistor Q.sub.8 and Q.sub.10 turning them ON. When turned ON, transistor Q.sub.10 provides a low level V.sub.out (logic "0") at the output terminal 20. Transistors Q.sub.8 and Q.sub.10 form a so-called "current mirror" so that the fixed base drive and collector current supplied to Q.sub.8 by transistor Q.sub.6 establishes a fixed current sinking capability for transistor Q.sub.10 which is determined by the ratio of the size of the emitter of Q.sub.10 relative to the size of the emitter of Q.sub.8. For example, if the emitter of Q.sub.10 is four times the size of the emitter of Q.sub.8, then the current at the output terminal 20 will be about four times the collector current of transistor Q.sub.8.
If the output load (not shown) connected to the output terminal 20 does not provide the amount of current required by the aforementioned design of the current sink transistor Q.sub.10, the collector voltage of Q.sub.10 will drop below its base voltage, a condition tending to drive the transistor Q.sub.10 toward saturation. Control stage 24 prevents the saturating of the transistor Q.sub.10 as follows. The base current for the transistor Q.sub.6 flows through resistors R.sub.2 and R.sub.3. The voltage V.sub.1 at the junction 27 follows the input voltage V.sub.in (less V.sub.be of Q.sub.1) and approaches V.sub.cc -V.sub.be as a maximum value. The base voltage V.sub.3 of transistor Q.sub.6 at junction 29 is two diode drops (i.e. V.sub.be of Q.sub.6 and Q.sub.8 or 1.4 volts) above ground. The resistors R.sub.2 and R.sub.3 are proportioned such that the maximum voltage drop across resistor R.sub.3 is approximately 0.35 volts (i.e. 1/2 V.sub.be). Under this operating condition, the base of transistor Q.sub.4 is more forwardly biased than the base of transistor Q.sub.6 when transistor Q.sub.6 is in the ON state. As the current through the transistor Q.sub.6 increases, its collector voltage V.sub.4 will drop below its base voltage V.sub.3. When the difference between the base voltage V.sub.2 and the emitter voltage V.sub.4 of transistor Q.sub.4 equals one diode drop (i.e. approximately 0.70 volts) the transistor Q.sub.4 turns ON and diverts current from the base on transistor Q.sub.6, thereby preventing Q.sub.6 from saturating. The value of resistor R.sub.4 is chosen so that both transistors Q.sub.4 and Q.sub.6 stabilize with collector to emitter voltages of approximately 0.3 volts. Because the base voltage V.sub.5 of transistor Q.sub.10 at junction 38 is one diode drop above ground and V.sub.4 is 0.3 volts above voltage V.sub.5, it follows the voltage V.sub.4 is stabilized at approximately one volt above ground.
The collector current of transistor Q.sub.6 flows primarily through the emitter of transistor Q.sub.8. Transistor Q.sub.6 also provides the base current for transistors Q.sub.8 and Q.sub.10. When the transistor Q.sub.10 is driven toward saturation and its collector voltage V.sub.out drops below about 0.3 volts, the difference between the base voltage V.sub.4 (approximately 1 volt) and the emitter voltage V.sub.out of transistor Q.sub.9 (approximately 0.3 volt) is sufficient to turn the transistor Q.sub.9 ON. When turned ON, transistor Q.sub.9 provides transistor Q.sub.10 with collector current and prevents the collector voltage of transistor Q.sub.10 from going much below 0.3 volts. Transistor Q.sub.10 is, therefore, held out of saturation by the conduction of transistor Q.sub.9.
When the control voltage V.sub.ts is at a high level (logic "1") both transistors Q.sub.2 and Q.sub.3 are turned ON and the voltages at the junctions 27 and 32, i.e., V.sub.1 and V.sub.6, respectively, go high regardless of the level of V.sub.in. With the voltage V.sub.1 high, transistor Q.sub.6 is turned ON and clamped by transistor Q.sub.4 as previously described. Similarly, with voltage V.sub.6 high, transistor Q.sub.7 is turned ON and clamped by transistor Q.sub.5 with the collector to emitter voltage of both transistors stabilizing at approximately 0.3 volts. V.sub.5 is, therefore, held at approximately 0.3 volts above ground which is sufficiently low to turn OFF transistors Q.sub.8 and Q.sub.10. Voltage V.sub.4 is held at 0.3 volts above voltage V.sub.5 by the transistors Q.sub.4 and Q.sub.6. Voltage V.sub.4 is, therefore, at about 0.6 volts above ground, a level which is not sufficient to turn ON transistor Q.sub.9. With both transistors Q.sub.9 and Q.sub.10 disabled or nonconducting, the output terminal 20 is set to a third high impedance state and the circuit 10 neither sources nor sinks current to the output load.
The circuit 10 has been found to be extremely fast in switching, both as a line driver and into and out of the tri-state condition. Due to the nonsaturating operation provided by the control stages 24 and 26, the switching delays of the circuit 10 are almost completely determined by the value of resistor R.sub.4 and the stray capacitance at the base of transistor Q.sub.9.
The invention has been described in detail with particular reference to a preferred embodiment thereof, but it will be understood that variations and modifications can be effected within the spirit and scope of the invention.
Claims
I claim:
1. A tri-state digital logic circuit employing bipolar transistors operable in an unsaturated state comprising: (a) a first input terminal for receiving first and second digital logic signals; (b) voltage supply means; (c) a first transistor connected to the voltage supply means and to the first input terminal, said first transistor being characterized as having respective conductive and non-conductive states in response to the presence of the first and second digital logic signals at the first input terminal; (d) an output terminal; (e) an output driver stage including (1) a second transistor coupled between the voltage supply means and the output terminal, and (2) a third transistor coupled between the output terminal and ground; (f) a first control circuit coupled between the first transistor and the output drive stage comprising (1) a fourth transistor having a base, an emitter, and a collector, the collector being coupled to the second transistor and the emitter being coupled to the third transistor; (2) a fifth transistor having a base, an emitter, and a collector, the emitter being connected to the collector of the fourth transistor and the collector being connected to the base of the fourth transistor, and (3) a first resistive divider network coupled between the first transistor and the base of the fourth transistor and having a portion thereof coupled between the base and the collector of the fifth transistor for deriving from the voltage supply means biasing voltages that produce a greater forward bias on the fifth transistor than on the fourth transistor; (g) a second input terminal for receiving first and second tri-state control signals; (h) a sixth transistor connected to the voltage supply means and to the second input terminal, said sixth transistor being characterized as having respective conductive and non-conductive states in response to the presence of the first and second tri-state control signals at the second input terminal; (i) a seventh transistor connected to the voltage supply means, the second input terminal and the first control circuit, said seventh transistor being characterized as having respective conductive and non-conductive states in response to the presence of the first and second tri-state control signals at the second input terminal; and (j) a second control circuit coupled between the sixth transistor and the output drive stage comprising (1) an eighth transistor having a collector coupled to the third transistor and a base, (2) a ninth transistor having a base, an emitter, and a collector, the emitter being coupled to the collector of the eighth transistor and the collector being coupled to the base of the eighth transistor, and (3) a second resistive divider network coupled between the sixth transistor and the base of the eighth transistor and having a portion thereof coupled between the base and collector of the ninth transistor for deriving from the voltage supply means biasing voltages that produce a greater forward bias on the ninth transistor than on the eighth transistor, the second control circuit having a conductive state when the sixth and seventh transistors are conductive in response to the presence of the first tri-state control signal at the second input terminal for causing the fourth and eighth transistors to turn on, the fifth transistor being configured so that during the fourth transistor's conduction it turns on and (1) diverts base current from the fourth transistor and (2) clamps the collector voltage of the fourth transistor at a predetermined level, thereby preventing the fourth transistor from being driven into saturation, and the ninth transistor being configured so that during the eighth transistor's conduction it turns on and (1) diverts base current from the eighth transistor and (2) clamps the collector voltage of the eighth transistor at a predetermined level thereby preventing the eighth transistor from being driven into saturation, the collector voltages of the fourth and eighth transistors being clamped at sufficiently low levels so as to turn off the second and third transistors, whereby the output terminal is set to a high impedance output state, the second control circuit also having a non-conductive state when the sixth and seventh transistors are non-conductive in response to the presence of the second tri-state control signal at the second input terminal whereby the digital logic circuit operates as a line driver in response to the presence of the first and second digital logic signals at the first input terminal, the first control circuit having a (1) non-conductive state when the first transistor is non-conductive in response to the presence of the first digital logic signal at the first input terminal for causing the third transistor to turn off and the second transistor to turn on and produce a first digital logic signal at the output terminal and (2) a conductive state when the first transistor is conductive in response to the presence of the second digital logic signal at the first input terminal for causing the second transistor to turn off and the third transistor to turn on and produce a second digital logic signal at the output terminal, the fourth, fifth and second transistors being configured so that they turn on in response to a drop in the collector voltage of the third transistor to a predetermined level and provide the third transistor with sufficient collector current to prevent the third transistor from being driven into saturation.
Patent Citations (7)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US3461314 | 1969-08-01 | Standeven et al. | |
| US3473047 | 1969-10-01 | Bohn et al. | |
| US3614467 | 1971-10-01 | Tu | |
| US3676713 | 1972-07-01 | Wiedman | |
| US3780317 | 1973-12-01 | Kurata et al. | |
| US4081695 | 1978-03-01 | Allen et al. | |
| SUX305587 | 1971-07-01 |