Background of the Invention
The present invention relates to construction of an electronic calculator. In the sense of the present invention, an electronic calculator means, any electronic apparatus which is capable of performing an arithmetic operation in accordance with numeral and functional information introduced via a keyboard is included within the general field of the present invention and includes for example, a combined calculator and timekeeper, an electronic scale, an electronic price-calculating weight and the like. The following description sets forth details of the present invention in terms of only an electronic calculator.
Description of the Prior Art
It is well known in the art of an electronic calculator that each of the key switches of a keyboard is comprised on a combination of a key top, a spring and a pair of key contacts and the key top when depressed renders the key contacts closed to effect the switching performance. Each of the key tops has been adapted to protrude partially from a casing for a calculator. Another type of a keyboard using a resilient, electrically conductive, elastomeric member has been proposed in U.S. Pat. No. 3,699,294 dated Oct. 17, 1972 and assigned to Flex Key Corporation, wherein each of key tops has been arranged and positioned to protrude from a casing.
A power switch composed of a conventional slide switch protruded from the casing. The prior art calculators with such protruding key tops had a thicker profile in correspondence with the protrusions of the keyboards. This raised difficulties in accommodating the calculators when placed into the operator's shirt pocket. In addition, because the respective key tops protruded from the casing of the calculator, the power switch would be inadvertently thrown when the calculator was within the operator's pocket. Springs employed for the power switch and the key switches would be subject to stress during long periods of operation.
Summary of the Invention
Accordingly, it is an object of the present invention to provide an extremely thin electronic calculator with no protruding key tops.
It is another object of the present invention to provide an electronic calculator having no particular power switch wherein a specific key of a keyboard is adapted to serve also as a power switch.
In accordance with the present invention, there is provided an electronic calculator of which primary components such as a keyboard, an arithmetic processor unit, a power supply and a digital display are housed within a casing. At least a portion of the casing along with the keyboard is made of a single flexible flat sheet such as cloth and leather. It is preferable that urethane resin on non-woven fabric or woven fabric, vinyl chloride on non-woven fabric or woven fabric, nylon on non-woven fabric or woven fabric and the like be used as such flexible key flat sheet. A plurality of limited regions the flat sheet are given unique numerals, symbols and indicators to correspond to respective ones of key switches by for example, a printing technique. The flexible flat sheet serves as manually operable key tops or actuators. A rubber sheet having resilient, electrically conductive elastomeric movable contacts registable with the respective limited regions of the key top flat sheet is positioned beneath the key top flat sheet. When depressing a specific limited region of the key top flat sheet, its associated elastomeric contact comes into contact with a comb-configured contact formed on a printed circuit board.
The above listed materials have advantageous features over the prior art keyboard as disclosed in the above referenced patent: firstly, the key top flat sheet will not get dirty by the operator's depression during a long period of operation; secondly, it is easy to print the symbols and indicators on the surface of the key top flat sheet and print them in different colors; and finally the key top flat sheet can be easily and quickly separated from the operator's finger upon release of pressure.
In one preferred form, a specific key within the keyboard can be adapted to serve as a power switch for an electronic calculator. In this instance, that specific key should have a recession positioned below the key top flat sheet. In the event that any keys are not manually operated for a given period of time, the power control will cease supplying power to the arithmetic processor unit. The absence of the power switch needs this power supply control.
Brief Description of the Drawings
Other objects and novel features of the present invention are set forth in the appended claims and the present invention as to its organization and its mode of operation will best be understood from a consideration of the following detailed description of the preferred embodiments taken in connection with accompanying drawings, wherein:
FIGS. 1(a), 1(b) and 1(c) are a perspective view and side views of one preferred form of an electronic calculator embodying the present invention;
FIGS. 2 through 4 are cross-sectional views of the calculator as shown in FIGS. 1(a), 1(b) and 1(c);
FIG. 5 is an exploded perspective view of the calculator;
FIGS. 6 through 10 are circuit diagrams of a power supply control for the calculator as shown in FIGS. 1 through 5: and
FIGS. 11(a) and 11(b) are a partial plan view and a side view of another preferred form of an electronic calculator according to the present invention.
Detailed Description of the Invention
Referring now to FIG. 1(a), one preferred form of an electronic calculator embodying the present invention is illustrated wherein the above described flexible key sheet 1 is secured on a casing 6 for the calculator. By way of example, urethane resin on non-woven fabric is employed as the key top flat sheet. A plurality of limited regions of the key top flat sheet are given unique numerals, symbols and indicators 2 such as 0 , 1 , 2 , X , .div. , M+ , % , CE , etc., to correspond to respective ones of key switches. The formation of the respective symbols and indicators can be accomplished by a conventional printing technique or an embroidery technique. A digital display 3 such as an eight-digit liquid crystal display is provided for displaying results of arithmetic operations. FIG. 1(b) shows a side view of the calculator taken along the direction A while FIG. 1(c) shows a side view taken along the direction B. It is obvious from FIGS. 1(a), 1(b) and 1(c) that any components or parts do not protrude from the body or the casing 6 of the calculator.
FIG. 2 is a cross sectional view of the electric calculator taken along the line C--C of FIG. 1(a). Key switching performance is carried out when a specific key contact 5' formed on a rubber sheet 4 comes into contact with a comb-configured key contact 5 formed on a printed circuit board 7. These key components are kept within the casing 6. As noted earlier, the flexible key top flat sheet 1 which carries the symbols and indicator 2 is positioned above the pair of the key contacts.
FIG. 3 illustrates a cross sectional view of the calculator taken along the line D--D wherein the liquid crystal display is denoted as 3 and a silver battery is denoted as 10. Construction of the key switches will be discussed in more detail. The rubber sheet 4 is made of for example silicon rubber or chloroprene rubber and provided with a plurality of elastomeric contact members 5' registable with the respective ones of the key top regions. The elastomeric contact members 5' are made by adding carbon particles to the rubber sheet 4. A spacer 8 is provided to keep the rubber sheet 4 a predetermined distance from a printed circuit board 7. The spacer 8 may be polyester, polyethylene or polypropylene. An arithmetic processor unit 11 is implemented with a LSI semiconductor chip. Other electronic components are denoted as 12. A plurality of comb-configured key contacts 5 are formed on the printed circuit board to confront against the respective moving elastomeric contact members 5'. The moving elastometic contact member 5' and the comb-configured key contact 5 in combination form a single key switch. Since as discussed previously the key symbols or indicators 2 serve the functions of the prior art protruding key tops, the whole of the calculator is made much thinner.
In this manner, the electronic calculator embodying the present invention utilizes successful flexibility and a planar form of the flexible flat sheet 1 which partially covers the body of the calculator. Details of the keyboard will be covers more understandable by reference to an enlarged cross sectional view shown in FIG. 4 and an exploded perspective view shown in FIG. 5.
The power supply should be properly controlled because the thin-profile calculator does not need a particular power switch. That is to say, in the event that any key top is not manually operated during a given period of time, a power supply control will cease supplying power to the arithmetic processor unit. To this end the power control employs a CMOS circuit construction with extremely low power consumption instead of a switch having a pair of mechanical contacts.
FIG. 6 illustrates a circuit diagram of the power supply control used with the present invention, wherein the display is denoted as 21, the arithmetic processor unit is denoted as 22, the keyboard is denoted as 23, a power supply such as one or more silver batteries is denoted as 24 and a power supply control circuit is denoted as 25. The power supply control circuit 25 comprises P channel or N channel MOS field effect transistors X.sub.1 through X.sub.12. Various signals occurring within the power supply control circuit 25 are denoted as a, b, s, t, k.sub.1, k.sub.2 and k.sub.3.
FIG. 7 illustrates a circuit diagram of a key input circuit which comprises a buffer BF, a P channel transistor X.sub.13 and the key switch SW of the keyboard as previously discussed. One terminal of the key switch SW is conventionally supplied with a key strobing signal. With such an arrangement, when the power 24, 24' is supplied to the processor unit 22, the signal t is at a potential -V. Because the p channel transistor X.sub.13 is turned on at this time, the key strobing signal terminal is at the zero potential. If the key switch SW is in the on state, the output signal K.sub.1 stands at the zero potential.
FIG. 8 shows a generator for providing a power control signal S, which is set up by a timer circuit 26, an R-S flip-flop 27 and an OR gate OG. An input to the OR gate OG is coupled with an output signal from the key switch SW. When the power source 24, 24' is on, supplying the processor unit 22 with power energy, depression of the key switch will cause the R-S flip flop 27 and the timer circuit 26 to be reset. When this occurs, the output signal S of the R-S flip flop 27 stands at the potential -V.
If any key switch is not operated during a give period of time, the timer circuit 26 will develop a signal S' available for setting the R-S flip-flop 27. The power control signal S assumes the zero potential. As described later, the potential S will cause the power being supplied to the processor unit 22 to cease. The timer circuit 26 may be implemented with any conventional technique for example a CR delay circuit and a counter. Of course, the timer circuit 26 is previously settable or learnable.
FIG. 9 depicts a relationship among the various signals s, t, a and b and thus a relationship among the various events such as on and off of the power supply to the processor unit 22, setting of the timer circuit 26 and depression of the key switch SW.
A mode of operation of the above discussed power supply control will be set forth in the following manner with reference to FIG. 6.
Assume now that the power source 24, 24' supplies the processor unit 22 with power and the key switch is being manually operated. If any key switch has not yet been operated for the given period of time, the power control signal S is changed from the -V potential to the zero potential through the function of the generator of FIG. 8. This causes the output signal to assume the zero potential and the N channel transistor X.sub.11 to be turned on. The output signal of the transistor X.sub.11 is decreased to the -V potential to render the N channel transistor 12 non-conductive. This results in the power source 24, 24' to cease supplying the processor unit 22 and the display 21 with power. Under the condition that power supply from the power source 24, 24' is inhibited, the signal t is at the -V potential so that the P channel transistor X.sub.6 and then the N channel transistor X.sub.11 are turned on. Thus, the N channel transistor X.sub.12 is kept in the off state. The power source 24, 24' goes on to cease supplying the processor unit 22 with power.
If any key switch is operated under the condition that the processor unit 22 is not supplied with power, the circuit of FIG. 7 becomes operable to transmit the key signal K.sub.1 into the N channel transistor X.sub.9 thereby turning on the transistor X.sub.9. The output a of the transistor X.sub.9, therefore, is decreased to the -V potential to turn on the P channel transistor X.sub.10. The output signal t of the transistor X.sub.10 is increased to the zero potential which in turns renders the N channel transistor X.sub.12 conductive. The transistor X.sub.12 in the on state allows the power source 24, 24' to start supplying the processor unit 22 and the display 21 with power. Since the power control signal S is at the -V potential while the key switch is being operated, the P channel transistor X.sub.1 is turned on to provide the output signal b thereof at the zero potential. The signal b renders the N channel transistor X.sub.5 non-conductive. At this time the N channel transistor X.sub.4 is in the on state the signal a is at the -V potential because of the signal t assuming the zero potential. Consequently, the P channel transistor X.sub.12 is kept in the on state. In other words, the power source 24, 24' continues supplying the processor unit 22 and the display 21.
As stated above, in the event that depression of any key switch has not been detected during the given period of time, the timer circuit 26 of FIG. 8 develops the signal S' to terminate power supply to the processor unit 22.
In this manner, the power supply control circuit 25 with no mechanical switches used with the present invention makes it possible to control power supply to the processor unit 22 upon development of the control signal S responsive to key operation. Since the power control circuit 25 is implemented with a CMOS semiconductor chip, no direct current flows and circuit performances are carried out in the static manner. Therefore, only leak current can be evaluated and power consumption incurred within the power control circuit 25 is almost negligible. Although circuit implementation can be effected with other than the CMOS chip, circuit implementation consisting of only P channel transistors for example would in fact increase power consumption.
The power supply control used with the present invention allows the key switch to serve also as a power switch and therefore eliminate necessity of the prior art power slide switch.
Nevertheless, in the illustrated example the function of supplying the processor unit with power is accomplished by any of the keys within the keyboard. In this instance circuit implementation is complicated and entry of keyed information is time-consuming. This is because the LSI chip is cleaned and then loaded with keyed information. If the key switch is operated only for an extremely short period of time, the LSI chip will not be able to store the keyed information.
It is therefore concluded that a clear key is also available for controlling the power supply. FIG. 10 shows a circuit diagram of a power supply control circuit responsive to depression of the clear key. An electronic calculator in this modification comprises similarly a keyboard 31, an arithmetic processor unit 32, a power source 33, a digital display 34 and a power supply control 25. As obvious to those skilled, the keyboard 31 includes numeral keys, function keys and a clear key C and outputs via the respective keys are introduced into the processor unit 32. Strobing signal outputs i, j, k and l are coupled with a gate 37. The strobing signals are four phase different pulse signals derived from the processor unit 32. The output m of the gate 37 is coupled with a reset terminal of a counter 38 and a reset terminal of an R-S flip-flop 39.
The output of the counter 38 is coupled with a reset terminal of the R-S flip-flop 39. The output of the R-S flip-flop 39 is denoted as g. The power source 33 has a positive potential a' and a negative potential b'. The positive potential a' is supplied to a positive power source V.sub.DD of the processor unit 32 and the output g of the flip-flop via a resistor R.sub.1, while the negative potential b' is supplied to a line for a key input signal h from the clear key C via resistor 52 and to drain of an N channel transistor 41. A source of the N channel transistor 40 is connected to a negative power source V.sub.SS of the processor unit 32. While the key input signal h from the clear key C is applied to an inverter 41, the output of the inverter 41 and the output g of the flip-flop 39 are applied to a gate 42.
The output e of the gate 42 is applied to a flip-flop 45 comprising an inverter 43, a resistor 53 and an inverter 44. The output f of the flip-flop 45 is applied to the gate of the N channel transistor 46 of which the drain is connected to the positive source V.sub.DD of the processor unit 32 and the source is connected to a terminal leading the strobing signal i for the clear key C . It will be noted that the inverter 41, 43, 44 and the gate 42 are connected to the negative potential V.sub.SS at the node b' and the remaining circuits, that is, the gate 37, the counter 38 and the flip-flop 39 are also connected to the negative potential V.sub.SS at the node C.
When the output f of the flip-flop 45 is at a low level, the N channel transistor 40 is non-conducting with the node C at a high level. The P channel transistor 46 is in the on state with its source i at the V.sub.DD level or the high level. The key input signal n from the clear key C applied to a' of the power source 33 via the resistor 52 is at the low level.
Since the source voltage V.sub.DD and C supplied to the R-S flip-flop 39 is at the high level, the output g of the R-S flip-flop 39 never be at the low level and thus does assume the high level because it is connected to a' via the resistor 51. This means that the one input terminal g of the gate 42 is at the high level and the other input terminal e of the gate 42 is at the high level. As a result, the output terminal f of the flip-flop 45 is held at the low level and the N channel transistor 40 is held in the off state.
Assume now that the clear key C is operated under these circumstances. The lines i and h are connected to each other and h is at the high level and current flows via the resistor 52 into b' of the power source 33 because the source of the P channel transistor 46 is at the high level. Therefore, the output e of the gate 42 falls to the low level and the flip-flop 45 is changed with the output f of the high level. As soon as the N channel transistor 40 is changed into the on state the P channel transistor 46 is changed into the off state with h falling again to the low level.
The output m of the gate 37 is at the high level and the flip-flop 39 is reset with its output g at the low level. The input e to the flip-flop 45 is held on at the low level with its output f at the high level. The N channel transistor 40 is turned on.
The source C of the N channel transistor 40 is at the low level and the negative power source V.sub.SS of the processor unit 32 assumes the same negative potential as in the power source 32, thereby the CMOS LSI semiconductor chip starts operating. Simultaneously, the counter 38 also starts counting pulses and, when a given number of pulses are reached, provides the set signal for the flip-flop 39 of which the output g is at the high level. Since h has already been at the low level, the output e of the gate 42 is at the high level and the output f of the flip-flop 45 is at the low level. Then, power supply to the processor unit 40 in the off state.
While the LSI processor unit is operating, the key outputs i, j, k and l are normally at the high level. However, the output m of the gate 37 at the low level, does not influence the counter 38 or the flip-flop 39. If any key is depressed, then the key strobing signal appears on its associated key output line so that the output m of the gate 37 is changed to reset the counter 38 and the flip-flop 39 on the way that the output m is increased to the high level. Therefore, the counter 38 is cleaned upon every depression of the keys.
Even if any function key other than the clear key C is depressed, neither the input h of the inverter 41 nor the output f of the flip-flop 45 assume the high level since the channel transistor 40 is in the off state. It will not be able to turn on the P channel transistor 40.
Thus, depression of any function key never initiates supplying of power to the processor unit 32. Only by depressing the clear key is the power supply changed from the off state to the on state.
Why the key, available for controlling power supply is limited to the clear key is due to the fact that when using the calculator the operator should first operate the clear key and then select the numeral keys.
It is obvious to those skilled that while the power supply control can be implemented with EC-MOS semiconductor chip, C-MOS semiconductor chip, etc., power consumption is negligible in case of the C-MOS implementation as set forth above.
Meanwhile, in the design of electronic calculators an automatic clear circuit is required to clear registers, flip-flop, etc., upon power throw. However, according to the embodiment disclosed in FIG. 10 the clear key to be first operated starts power supply to the processor unit and the display and simultaneously clears the registers and the like. Therefore, the embodiment of FIG. 10 does not need such an automatic clear circuit.
Although the embodiment of FIG. 10 has been discussed in terms of the single clear key C in case of a one or more memory-equipped calculator having a memory clear key CM , the arithmetic processor unit and the display may be supplied only when the clear key C and the memory clear key CM are operated in succession or at the same time. Since in this case power is not thrown unless the two keys are operated, there is a remarkably reduced possibility that power will be inadvertently thrown when a foreigner strikes the clear keys.
It is recommended in case of utilizing the clear key C for controlling power supply as set forth above that the clear key C is positioned somewhat below the plane including the flexible key top sheet. FIGS. 11(a) shows a top view of a keyboard panel including the recessed clear key C while FIG. 11(b) shows a cross sectional view taken along the line E--E of FIG. 11(a). With such an arrangement, since the clear key C is a well known touch key, power supply can be suppressed even when the operator's finger comes undesirably into contact with the clear key C . When the calculator is inserted into the operator's shirt pocket after performing calculations, power will not be thrown by mistake.
While only certain embodiments of the present invention have been described, it will be apparent to those skilled in the art that various changes and modifications may be made therein without departing from the spirit and scope of the invention as claimed.