US 4,078,204 AGrant
Di-Phase Pulse Receiving System
Issue Date:1978-03-07
•7 Claims
•2 Drawing Sheets
Abstract
The disclosure relates to a control means for converting serially transmitted di-phase data bits into parallel data bits having corresponding discrete logic levels. The control means of the present invention is adapted for use in a di-phase pulse receiving system of the type which includes a positive peak detector for providing a first pulse upon detecting a positive di-phase signal portion and a negative peak detector for providing a second pulse upon detecting a negative di-phase signal portion. The control means comprises a first set means coupled to the positive peak detector and responsive to the first pulses for being set upon the detection of a positive di-phase signal portion, a second set means coupled to the negative peak detector and responsive to the second pulses for being set upon the detection of a negative di-phase signal portion, and a shift register means having a first input coupled to the first set means, a second input coupled to the second set means, a clock input coupled to the positive detector for being clocked by the trailing edge of the first pulses, and a plurality of parallel outputs. The shift register means is responsive to the coincidence of the first and second set means being set upon being clocked to thereby shift a first logic level to the parallel output and is responsive to only the first set means being set upon being clocked to thereby shift a second logic level to the parallel output.
Metadata
Assignee
- GTE Automatic Electric (Canada) Limited
Inventor
- John A. Gauthier
Application Information
Application Number:US 7640994
Filing Date:1977-01-31
Priority Date:1977-01-31
Art Unit:254
Classifications
IPC:
H03K 500H03K 5156
Field of Search:
328307109;118;150;119;21351;209;261
Patent Drawings (2 sheets)
Description
Background of the Invention
The present invention is generally directed to a di-phase pulse receiving system of the type which receives a plurality of transmitted serial di-phase data bits and more particularly to a control means for such a receiving system for converting the serial di-phase data bits into parallel data bits having corresponding discrete logic levels.
Di-phase pulse transmission is well known in the art. In such transmission, a series of alternate positive and negative pulses are transmitted in pairs wherein the relative order of the positive and negative pulses of each pair defines a discrete logic level. For example, and as used in practicing the present invention, a pulse pair having a negative pulse preceding a positive pulse corresponds to a logical one bit and a pulse pair consisting of a positive pulse preceding a negative pulse corresponds to a logical 0 bit. Di-phase pulse transmission has found wide acceptance because there are as many positive pulses transmitted as negative pulses which thereby eliminates DC components.
In order to take full advantage of the di-phase pulse transmission technique, di-phase pulse receiving systems have been devised wherein the serial di-phase data bits are converted to corresponding discrete logic levels representing bits of information and made available to subsequent circuitry in parallel to afford action by the subsequent circuitry on the data bits.
Receiving di-phase data bits and converting them to parallel bits of corresponding discrete logic levels becomes difficult as the repetition rate of the di-phase pulse transmission increases. For example, at di-phase transmission rates on the order of 5 Megahertz, the reception and conversion of the di-phase pulses becomes extremely difficult. Di-phase pulse receiving systems of the prior art have experienced such difficulty. One reason for this is that the prior art di-phase pulse receiving systems have generally been complicated and thus overly cumbersome when receiving di-phase pulse transmissions at such a high rate.
It is, therefore, a general object of the present invention to provide a new and improved di-phase pulse receiving system which is capable of receiving di-phase pulse transmissions which are transmitted at high rates.
It is a particular object of the present invention to provide a new and improved control means for a di-phase pulse receiving system which renders the receiving system capable of receiving di-phase pulse transmissions at rates of 5 Megahertz and converts the serial di-phase data bits into parallel bits baving corresponding discrete logic levels.
It is a still further particular object of the present invention to provide a control means for a di-phase pulse receiving system which is relatively simple in design and which resets itself after receipt of each serial data bit of a di-phase pulse transmission.
Summary of the Invention
The invention provides a control means in a di-phase pulse receiving system wherein the di-phase pulse receiving system is of the type which receives a plurality of transmitted serial di-phase data bits and of the type which includes a positive peak detector for providing a first pulse upon detecting a positive di-phase signal portion and a negative peak detector for providing a second pulse detecting a negative di-phase signal portion which control means converts the serial di-phase data bits into parallel data bits having corresponding discrete logic levels. The control means comprises first set means coupled to the positive peak detector and responsive to the first pulses for being set upon the detection of a positive di-phase siganl portion and a second set means coupled to the negative peak detector and responsive to the second pulses for being set upon the detection of a negative di-phase signal portion. The control means additionally includes a shift register means having a first input coupled to the first set means, a second input coupled to the second set means, a clock input coupled to the positive peak detector for being clocked by the trailing edge of the first pulses, and a plurality of parallel outputs, the shift register means being responsive to the coincidence of the first and second set means being set upon being clocked to thereby shift a first logic level to the parallel output and responsive to only the first set means being set upon being clocked to thereby shift a second logic level to the parallel output.
Brief Description of the Drawings
The features of the present invention which are believed to be novel are set forth with particularity in the appended claims. The invention, together with further objects and advantages thereof, may best be understood by reference to the following description, taken in conjunction with the accompanying drawings, and in the several figures of which like reference numerals indicate identical elements and in which:
FIG. 1 is a block schematic diagram of a di-phase pulse receiving system incorporating a control means embodying the present invention;
FIG. 2 is a detailed schematic circuit diagram of a control means embodying the present invention; and
FIG. 3A through 3F are representative way forms which may be utilized to further the understanding of the operation of the control means of the present invention.
Description of the Preferred Embodiment
FIG. 1 shows a di-phase pulse receiving system 10 which embodies the control means of the present invention. The system 10 includes an attenuator 11, an amplifier 12, a phase splitter 13, a positive peak detector 14, a negative peak detector 15, and a control means 16 embodying the present invention. Attenuator 11 has an input 20 which constitutes the input to the di-phase pulse receiving system. Attenuator 11 has an output 21 coupled to input 22 of amplifier 12. Amplifier 12 in turn has an output 23 which is coupled to input 24 of phase splitter 13. Phase splitter 13 has a pair of outputs, output 25 and output 26. Output 25 is coupled to input 27 of positive peak detector 14 and output 26 is coupled to input 28 of negative peak detector 15. The positive peak detector 14 has an output 30 which is coupled to a first input 31 of control means 16 by line 34 and negative peak detector 15 has an output 32 coupled to a second input 33 of control means line 16 by line 35. Control means 16 has a plurality of parallel outputs 40-55.
For this preferred embodiment, control means 16 contains 16 outputs so that the di-phase pulse receiving system 10 may accommodate di-phase pulse transmissions containing up to 16 serial bits of data.
The attenuator 11, amplifier 12, phase splitter 13, positive peak detector 14 and negative peak detector 15 are well known in the art. The attenuator 11 is used to accommodate a variety of coaxial cable lengths between the transmitter and receiver (not shown) and provides amplifier 12 with a predetermined signal level. Amplifier 12 amplifies the di-phase pulses to the required level of the phase splitter 13. Phase splitter 13 separates the positive pulses or portions of the di-phase pulse transmissions from the negative pulses or portions so that the positive peak detector 14 may provide a first signal on line 34 responsive to the detection of a positive di-phase signal portion and negative peak detector 15 may provide a second signal on line 35 responsive to the detection of a negative di-phase signal portion. The first and second signals provided by the positive peak detector 14 and negative peak detector 15 respectively are utilized by the control means 16 in converting the serial di-phase data bits into parallel data bits having corresponding discrete logic levels.
FIG. 2 shows a detailed schematic circuit diagram of a control means embodying the present invention and which may be utilized in the di-phase pulse receiving system shown in FIG. 1. The control means there shown comprises two-input NAND gates 60, 61, 62, and 63 which may be of the 7400 type, four-input NAND gate 64 which may be of the 7440 type, and eight-bit shift registers 65 and 66 which may be of the 74164 type. All of the NAND gates and shift registers are readily commercially available and are commonly referred to as being members of the 7400 series.
NAND gates 60 and 61 are coupled together in a well known manner to form a first set means of RS flip-flop. The RS flip-flop thereby formed has a set input 67 which is coupled to line 34 and thus to the output of the positive peak detector 14 (FIG. 1) and a reset input 68.
In a similar manner, NAND gates 62 and 63 are coupled together to form a second set means or RS flip-flop having a set input 69 coupled to line 35 and thus to the negative peak detector 15 (FIG. 1) and a reset input 70.
Shift registers 65 and 66 are coupled together in a well known manner to form a 16 bit register means. The shift register means formed by shift registers 65 and 66 contains 16 parallel outputs 40-55 as previously discussed in relation to FIG. 1. The shift register means also thereby formed has a first input 71 which is coupled to output 72 of the first RS flip-flop formed by NAND gates 60 and 61 and a second input 73 which is coupled to the output 74 of the second RS flip-flop formed by NAND gates 62 and 63. Inputs 71 and 73 of shift register 65 comprise the inputs to a two-input AND gate which is internal to the 74164 8-bit shift register. Input 71 corresponds to pin 1 of the shift register module and input 73 corresponds to pin 2 of the shift register module.
Shift registers 65 and 66 also include clock inputs 75 and 76, respectively, which are coupled to the positive peak detector on line 34. In this manner, the shift register formed by the shift registers 65 and 66 is clocked by the trailing edge of the first signals provided by the positive peak detector.
NAND gate 64 comprises a reset means for resetting the control means after each serial di-phase bit is received. NAND gate 64 resets the control means by resetting the RS flip-flops formed by NAND gates 60-63. NAND gate 64 has a first input 80, a second input 82, a third input 83, and a fourth input 84.
The first input 80 is coupled to output 72 of the first RS flip-flop formed by NAND gates 60 and 61. The second input 82 is coupled to output 74 of the second RS flip-flop formed by NAND gates 62 and 63. The third input 83 is coupled to the positive peak detector by line 34 and the fourth input 84 is coupled to the negative peak detector by line 35. NAND gate 64 also has an output 81 which is coupled to the reset inputs 68 and 70 of the RS flip-flops.
The operation of the control means of the present invention may best be understood by making reference to FIGS. 3A-3F in conjunction with FIG. 2. FIG. 3A shows the first five bits of a representative di-phase pulse train which may be received by a di-phase pulse receiving system embodying the present invention. The pulse train shown in FIG. 3A more specifically is a di-phase pulse train wherein the first bit represents a logical 1 level, the second and third bits represent logical 0 levels, the fourth bit represents a logical 1 level, and the fifth bit represents a logical 0 level. Referring to the first bit, the logical 1 level is represented by a negative pulse 90 immediately followed by a positive pulse 91. When the negative pulse 90 is received, the negative peak detector 15 provides on line 35 a negative pulse or a second signal 92 (FIG. 3C) which in turn sets the second set means RS flip-flop formed by the NAND gates 62 and 63 as shown by the positive going wave form 93 (FIG. 3E). With the second RS flip-flop being set, input 73 of shift register 65 receives a logical 1 level.
When the positive pulse 91 immediately follows the negative pulse 90, the positive peak detector 14 provides on line 34 a first signal in the form of a negative pulse 94 (FIG. 3B) which sets the first set means RS flip-flop as represented by the positive going wave form 95 (FIG. 3D). The positive going wave form 95 of the first set means RS flip-flop impresses a logical 1 level signal at the first input 71 of the shift register 65. With the first and second inputs 71 and 73, respectively, of shift register 65 having a logical 1 level, the internal AND gate within shift register 65 will be satisfied and will cause the shift register to shift a logical 1 level to output 55 upon the shift register being clocked at input 75.
By having its clock input 75 coupled to line 34 and thus to the positive peak detector 14, the shift register 65 is clocked by the trailing edge of the first pulses provided by the positive peak detector. As a result, shift register 65 will be clocked at the trailing edge 96 of pulse 94. At that point in time, the shift register 65 shifts a first logic level in the form of a logical 1 to the parallel outputs. The logical 1 level thereby shifted is represented at 97 in FIG. 3F.
At the same time that the logical 1 level is shifted to the parallel outputs, NAND gate 64 will reset the RS flip-flops formed by NAND gates 60-63. As can be seen in the wave forms of FIGS. 3B-3E, at the instant in time that the logical 1 level is shifted to the parallel outputs, the logical state of line 34 from the positive peak detector, line 35 from the negative peak detector, and the output of the first and second RS flip-flops will all be at logical 1. This causes NAND gate 64 to provide a logical 0 level signal at output 81 which is impressed upon the reset inputs 68 and 70 of the RS flip-flops. As a result, the RS flip-flops are reset and made ready for the receipt of the next di-phase bit.
The next bit of information to be received is a logical 0 level which is represented by a positive pulse 100 immediately followed by a negative pulse 101 (FIG. 3A). Upon receipt of the positive pulse 100, the positive peak detector 14 provides on line 34 a first signal in the form of a negative pulse 103 (FIG. 3B) which sets the first RS flip-flop as shown by the positive pulse 102 (FIG. 3D). Because the first RS flip-flop formed by NAND gates 60 and 61 is set, a logical 1 level signal is applied to the first input 71 of shift register 65.
As in the case of the trailing edge of pulse 96, the trailing edge 104 of pulse 103 clocks the clock input 75 of shift register 65. When the trailing edge 104 of pulse 103 clocks shift register 65, only the first input 71 will have attained the logical 1 level signal. The second input 73 which is coupled to the second RS flip-flop is not at a logical 1 level inasmuch as the second RS flip-flop has not yet been set. As a result, when the trailing edge 104 of pulse 103 clocks the shift register 65, the internal AND gate comprising inputs 71 and 73 will not be satisfied and thus will not shift a logical 1 level to output 55. Instead, shift register 65 will shift a logical 0 level to output 55. As a result, the logical 1 level previously shifted to output 55 will be shifted to output 54 thus resulting in output 54 being at a logical 1 level (the first bit received) and output 55 will be at a logical 0 level (the second bit received).
When the negative pulse 101 is received, the negative peak detector 15 will provide on line 35 a second pulse in the form of negative pulse 105 (FIG. 3C). The negative pulse 105 on line 35 will cause the second RS flip-flop to be set as represented by the positive going wave form 106 (FIG. 3E). The negative pulse 101 has no effect on the shift register 65 because the shift register has already been clocked by the trailing edge 104 of pulse 103. As a result, when the negative pulse 101 has terminated, the negative peak detector 15 will return to a logical level. When it does, all of the inputs 80-84 of NAND gate 64 will be at a logical 1 level and thus will cause NAND gate 64 to provide at output 81 a logical 0 level signal to reset the first and second RS flip-flops formed by NAND gates 60-63. As a result, the control means is reset, and made ready for receiving the next di-phase transmission bit.
The above procedure continues unitl all 16 bits of information have been received, converted to discrete logic levels, and shifted to the parallel output 40-55 of the shift register comprising shift register 65 and 66. At this point in time, each serial bit has been converted to a corresponding discrete logic level and made available at one of the parallel outputs 40-55 to be used by subsequent circuitry.
As can be seen from the foregoing, because the control means of the present invention is reset after each bit of information is received by the trailing edge of the pulses provided by the positive peak detector, any number of bits can be received at any time due to the fact that each bit is capable of synchronizing itself. However, for this preferred embodiment, the control means is particularly adapted for receiving serial di-phase data bits containing up to 16 bits of information.
The control means of the present invention is particularly useful for applications where noise might cause the receiving systems to get out of phase with the data bits. In such applications, the first two bits of the di-phase data transmission may be forced to opposite logic levels so that should one of the RS flip-flops be set due to noise, the opposite first two bits will always return the RS flip-flops back to their proper states. In doing so, only the first bit may not be received correctly. However, it must be pointed out, in such an application, only 15 of the 16 bits can actually be used to represent valid data. While this forces the first bit to be effectively sacrificed, this is done to assure that the last 15 bits are received as valid data.
While a particular embodiment of the present invention has been shown and described, modifications may be made, and it is intended in the appended claims to cover all such modifications as may fall within the true spirit and scope of the invention.
Claims
What is claimed is:
1. In a di-phase pulse receiving system of the type which receives a plurality of transmitted serial di-phase data bits and of the type which includes a positive peak detector for providing a first pulse upon detecting a positive di-phase signal portion and a negative peak detector for providing a second pulse upon detecting a negative di-phase signal portion, a control means for converting the serial di-phase data bits into parallel data bits having corresponding discrete logic levels, said control means comprising: first set means coupled to the positive peak detector and responsive to the first pulses for being set upon the detection of a positive di-phase signal portion, second set means coupled to the negative peak detector and responsive to the second pulses for being set upon the detection of a negative di-phase signal portion, and shift register means having a first input coupled to said first set means, a second input coupled to said second set means, a clock input coupled to the positive peak detector for being clocked by the trailing edge of the first pulses, and a plurality of parallel outputs, said shift register means being responsive to the coincidence of said first and second set means being set upon being clocked to thereby shift a first logic level to said parallel outputs and responsive to only said first set means being set upon being clocked to thereby shift a second logic level to said parallel outputs.
2. A control means in accordance with claim 1 further including reset means for resetting said first and second set means and wherein said first set means includes a first reset input and said second set means includes a second reset input, said reset means comprising a first input coupled to the positive peak detector, a second input coupled to the negative peak detector, a third input coupled to said first set means, a fourth input coupled to said second means, and an output coupled to said reset inputs whereby, said reset means resets the control means after receipt of each di-phase data bit by resetting said first and second set means responsive to said first and second set means being set and the first and second pulses.
3. A control means in accordance with claim 2 wherein said reset means comprises a NAND gate.
4. A control means in accordance with claim 1 wherein first and second set means comprise RS flip-flops.
5. A control means in accordance with claim 1 wherein said shift register means comprises at least one shift register and wherein said shift register includes an AND gate comprising said first and second inputs for detecting the coincident set condition of said first and second set means.
6. In a di-phase pulse receiving system of the type which receives a plurality of transmitted serial di-phase data bits and of the type which includes a positive peak detector for providing a first pulse upon detecting a positive di-phase signal portion and a negative peak detector for providing a second pulse upon detecting a negative di-phase signal portion, a control means for converting the serial di-phase data bits into parallel data bits having corresponding discrete logic levels, said control means comprising: a first RS flip-flop having a first set input, a first reset input and an output, said first set input being coupled to the positive peak detector and responsive to the first pulses whereby upon the detection of a positive di-phase signal portion the positive peak detector sets said first RS flip-flop; a second RS flip-flop having a second set input, a second reset input, and an output, said second set input being coupled to the negative peak detector and responsive to the second pulses whereby upon the detection of a negative di-phase signal portion the negative peak detector sets said second RS flip-flop; and a shift register including an AND gate having a first input coupled to said first RS flip-flop output and a second input coupled to said second RS flip-flop output, a clock input coupled to the positive peak detector for being clocked by the trailing edge of the first pulses, and a plurality of parallel outputs, said AND gate being responsive to the coincident of said first and second RS flip-flops being in the set condition when said shift register is clocked at said clock input to cause said shift register to shift a first logic level to said parallel outputs and said AND gate being responsive to only said first RS flip-flop being in the set condition when said shift register is clocked at said clock input to cause said shift register to shift a second logic level to said parallel outputs.
7. A control means in accordance with claim 6 further including a reset means comprising a NAND gate, said NAND gate including a first input coupled to the positive peak detector, a second input coupled to the negative peak detector, a third input coupled to said first RS flip-flop output, a fourth input coupled to said second RS flip-flop output, and an output coupled to said first and second reset inputs whereby, said NAND gate resets the control means after receipt of each di-phase data bit by resetting said first and second RS flip-flops responsive to said first and second RS flip-flops being in the set condition and the first and second pulses.
Patent Citations (4)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US3244986 | 1966-04-01 | Rumble | |
| US3610982 | 1971-10-01 | Rall | |
| US3820031 | 1974-06-01 | Smithlin | |
| US3969677 | 1976-07-01 | Woyton |